EEWORLDEEWORLDEEWORLD

Part Number

Search

530DB392M000DGR

Description
CMOS/TTL Output Clock Oscillator, 392MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530DB392M000DGR Overview

CMOS/TTL Output Clock Oscillator, 392MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530DB392M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Is SamacsysN
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency392 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
[RT-Thread reading notes] Part 1 Simple principles of the kernel
[align=left]RT-Thread Reading Notes[/align][align=left][font=仿宋][size=16.0pt]Part I[/size][/font][/align][align=left]RT-Thread, as a domestic IoT system, has changed the current situation that Chinese...
我爱下载 Real-time operating system RTOS
ASR
ASR is the abbreviation of drive anti-skid system, which is used to prevent the driving wheels from slipping during the start and acceleration of the car, especially to prevent the driving wheels from...
frozenviolet Automotive Electronics
How to filter and set up Am335x QEP quadrature coding input? Is there any routine?
I would like to ask how to set up the filter for the QEP quadrature encoding input on Am335x? Is there any related routine? We tried it ourselves and it didn't work. Thank you!!...
Vinson DSP and ARM Processors
How to implement a small speaker on the lower right foot under Windows?
How to realize the sound speaker in the lower right corner under Windows? Like the network icon and electromagnetic icon, minimize it in the lower right corner, double-click it to open the Volume & So...
wmdxx Embedded System
About the USB part of DE1-SOC
Recently, I need to port UCOS on DE1-SOC for work. Currently, I need to implement USB communication, but the official hardware library does not have a USB driver. I would like to ask if there is any r...
柯哀LV王道 FPGA/CPLD
SPI bus debugging summary
I have been debugging SPI-FLASH devices recently, so I'll record it. SPI--Serial Peripheral Interface, SPI usually has three signals: SCK clock, STB chip select, and DATA data signal. I2C usually has ...
wsdymg MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2032  2402  843  2822  1105  41  49  17  57  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号