EEWORLDEEWORLDEEWORLD

Part Number

Search

530DB464M000DGR

Description
CMOS/TTL Output Clock Oscillator, 464MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530DB464M000DGR Overview

CMOS/TTL Output Clock Oscillator, 464MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530DB464M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Is SamacsysN
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency464 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Msp432 adc noise problem
Using the official example to test the msp432 adc, I found that the noise of adc14 is very loud. It is completely different from the original msp430f149. The adc count of the original msp430f149 basic...
unknownobj Microcontroller MCU
100KV high voltage generator voltage doubler circuit based on stm32
[i=s]This post was last edited by gandong on 2020-7-30 16:01[/i]The high voltage generator can simulate various interferences such as static electricity and pulse groups, and can perform insulation te...
gandong Analog electronics
Multi-Port Memory Controller (MPMC)
MPMC is a fully parameterizable memory controller that supports SDRAM/DDR/DDR2 memory. MPMC supports memory access for 1 to 8 ports, each of which can be selected from a set of Personalized Interface ...
心仪 FPGA/CPLD
For the problem that the STM32 watchdog and reset cannot be used
[align=center]Recently, a product I have on hand has some problems, so I want to turn on the software reset and watchdog functions of STM32, but I can't do it no matter what I do. After many hours and...
zhaojun_xf stm32/stm8
Share an experience post about using IAR~~ Newbies and masters please don’t laugh at me~
Yesterday I installed IAR and wanted to do simulation, but I couldn't simulate at all. The debugger and FET debugger in options were all set up correctly, but I still couldn't simulate. So~~~~~~After ...
Ben讨厌苦咖啡 Microcontroller MCU
Sub-library: Summary of official Chinese technical documents on temperature and humidity sensors
Updated: December 19Temperature and humidity sensor sub-library:For more relevant resources, please visit the ST MEMS Device Resource Library: Click to enter...
nmg MEMS sensors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1868  408  1808  2108  1516  38  9  37  43  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号