530DB469M000DGR datasheet, PDF

Datasheet> All Categories > oscillator> 530DB469M000DGR

530DB469M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 469MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530DB469M000DGR Overview

CMOS/TTL Output Clock Oscillator, 469MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530DB469M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	469 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

A circuit diagram for channel monitoring using AD5380 multi-channel DAC

TDA7231 power amplifier circuit diagram

Water dispenser power saving switch

Ultrasonic remote control switch circuit.gif

Infrared microscope circuit

Clever modification of fan speed control circuit

Design of low power photoelectric sensor: I need a photoelectric switch for outdoor use, powered by batteries, the lower the power consumption the better. Has anyone done power consumption analysis?...; chinasensors Sensor

Squeeze your oscilloscope dry - Part 1 (repost): The following is from the blog of The More You Test, the Happier You Are. The original address is as follows: [url=http://forum.eet-cn.com/BLOG_ARTICLE_2634.HTM]http://forum.eet-cn.com/BLOG_ARTICLE_26...; wangjiafu1985 Test/Measurement

74ls04's doubts: Can the voltage at the input of a NOT gate like 74ls04 be greater than the power supply voltage? The max value of the input is not written in the data sheet....; circle_11 Analog electronics

12 channels using the STM8S105K4T6C analog-to-digital converter: [i=s]This post was last edited by her name Xiaohong on 2017-9-20 22:27[/i] [align=left][p=30, 2, left]I am so happy today! I won a TIMESS alarm clock, thanks to the forum! [/p][p=30, 2, left]I would l...; 她叫小红 stm32/stm8

How to calculate the period and duty cycle of the PWM square wave generated by timer B in MSP430 (F149 chip): What factors are related to these? Is it related to the clock source used by the timer? How to calculate this? ? Using TimerA timer, up-counting mode, output mode 7 - PWM reset/set mode, where CRR0 = ...; louant Microcontroller MCU

Nikon d2h sensor LBCAST chip information: Can anyone provide me with some Nikon D2H sensor LBCAST chip pinout information or camera circuit diagram? Thank you very much! :)...; zqf5 PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components