531MA1226M00BGR datasheet, PDF

Datasheet> All Categories > oscillator> 531MA1226M00BGR

531MA1226M00BGR: DescriptionLVPECL Output Clock Oscillator, 1226MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531MA1226M00BGR Overview

LVPECL Output Clock Oscillator, 1226MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MA1226M00BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1226 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Factors causing surge voltage

Yinde GX-60A high temperature electronic disinfection cabinet circuit diagram

Electronic interlock switch using CD4017

Band radiation monitor circuit diagram

Low frequency modulator circuit

Speed regulating circuit without speed regulator

The picture drawn by AD9 is printed out using dopdf, but when it is enlarged to 100%, it is smaller than the actual size.: Hope God will help...; 拨云见日 PCB Design

08.17【Weekly Discussion】AVS, what is this cloud?: Last time I attended the Fujitsu MB86H61 + iPanel recommendation meeting, Fujitsu and Zhuozhuang showed great confidence in their overall hardware and software solutions, which have the following adva...; 伏尔加 Integrated technical exchanges

Training notes on DC-DC principles 1, 2: [local]1[/local][local]2[/local]...; czf0408 Power technology

RSL10-SENSE-DB-GEVB small board DMIC recording data has periodic large glitches: The DMIC recording data of the RSL10-SENSE-DB-GEVB board has periodic large glitches: Specifically, DMIC is started and the collected data is saved in the DMIC interrupt. After the data is exported, i...; xujinxi onsemi and Avnet IoT Innovation Design Competition

Request information on this: The serial communication routine of ZStack-CC2530-2.5.1a protocol stack cannot communicate with the PC. (CC2530 chip is used)...; 初学者2013 RF/Wirelessly

Investigate the CPUs that support winCE6.0 and the companies that have mature development boards: I searched for some companies that make ARM development boards, but there are very few development boards that support wince6.0. I couldn't find any from Liyutai, Youshanzhibi, Yangchuang, Zhouligong,...; hy8457 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components