EEWORLDEEWORLDEEWORLD

Part Number

Search

PEX8518-AC25BIG

Description
Flexible & Versatile PCI Express㈢ Switch
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size506KB,4 Pages
ManufacturerPLX Technology, Inc. (Broadcom )
Environmental Compliance
Download Datasheet Parametric Compare View All

PEX8518-AC25BIG Overview

Flexible & Versatile PCI Express㈢ Switch

PEX8518-AC25BIG Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerPLX Technology, Inc. (Broadcom )
Parts packaging codeBGA
package instruction23 X 23 MM, LEAD FREE, PLASTIC, BGA-376
Contacts376
Reach Compliance Codeunknow
Bus compatibilityI2C
JESD-30 codeS-PBGA-B376
Number of terminals376
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Package shapeSQUARE
Package formGRID ARRAY
surface mountYES
technologyCMOS
Terminal formBALL
Terminal locationBOTTOM
uPs/uCs/peripheral integrated circuit typeBUS CONTROLLER, PCI
Version 1.6 2007
Features
PEX 8518 General Features
o
16-lane PCI Express switch
-
Integrated SerDes
o
Up to five configurable ports
o
23mm x 23mm, 376-ball PBGA
package
o
Typical Power: 2.6 Watts
PEX 8518 Key Features
o
Standards Compliant
-
PCI Express Base Specification, r1.1
-
Standard SHPC Specification, r1.1
(hot-plug)
o
High Performance
-
Non-blocking internal architecture
-
Full line rate on all ports
-
Cut-Thru latency: 150ns
o
Non-Transparent Bridging
-
Configurable Non-Transparent port
for Multi-Host or Intelligent I/O
Support
o
Flexible Configuration
-
Five highly flexible & configurable
ports (x1, x2, x4, or x8)
-
Configurable with strapping pins,
EEPROM, I
2
C, or Host software
-
Lane and polarity reversal
o
PCI Express Power Management
-
Link power management states: L0,
L0s, L1, L2/L3 Ready, L2 and L3
-
Device states: D0 and D3hot
-
Vaux, WAKE#, Beacon support
o
Spread Spectrum Clock
-
Dual clock domain
o
Quality of Service (QoS)
-
Two Virtual Channels per port
-
Eight Traffic Classes per port
-
Fixed and Round-Robin Virtual
Channel Port Arbitration
o
Reliability, Availability, Serviceability
-
5 Standard Hot-Plug Controllers
-
Upstream port as hot-plug client
-
Transaction Layer end-to-end CRC
-
Poison bit
-
Advanced Error Reporting
-
Lane Status bits and GPO available
-
Per port error diagnostics
Bad DLLPs
Bad TLPs
CRC errors
-
JTAG boundary scan
-
Fatal Error out-of-band signal option
PEX 8518
Flexible & Versatile PCI Express
®
Switch
Multi-purpose, Feature Rich
ExpressLane™
PCI Express Switch
The
ExpressLane
PEX 8518 device offers PCI Express switching capability
enabling users to add scalable high bandwidth, non-blocking interconnection
to a wide variety of applications including
servers, storage systems,
communications platforms, blade servers, and embedded-control
products.
The PEX 8518 is well suited for
fan-out, aggregation, peer-to-
peer,
and
intelligent I/O module
applications.
Highly Flexible Port Configurations
The PEX 8518 offers highly configurable ports. There are a maximum of five
ports that can be configured to any legal width from x1 to x8, in any
combination to support your specific bandwidth needs. The ports can be
configured for
symmetric
(each port having the same lane width and traffic
load) or
asymmetric
(ports having different lane widths) traffic. In the event
of asymmetric traffic, the PEX 8518 features a
flexible central packet
memory
that allocates a memory buffer for each port as required by the
application or endpoint. This buffer allocation along with the device's
flexible packet flow control
minimizes bottlenecks when the upstream and
aggregated downstream bandwidths do not match (are asymmetric). Any of
the ports can be designated as the upstream port, which can be changed
dynamically.
End-to-end Packet Integrity
The PEX 8518 provides
end-to-end CRC
protection (ECRC) and
Poison
bit
support to enable designs that require
guaranteed error-free packets.
These
features are optional in the PCI Express specification, but PLX provides
them across its entire
ExpressLane
switch product line.
Non-Transparent “Bridging” in a PCI Express Switch
The PEX 8518 supports full non-transparent bridging (NTB) functionality to
allow implementation of
multi-host systems
and
intelligent I/O modules
in
applications such as
communications, storage,
and
blade servers.
To
ensure quick product migration, the non-transparency features are
implemented in the same fashion as in standard PCI applications.
Non-transparent bridges allow systems to isolate memory domains by
presenting the processor subsystem as an endpoint, rather than another
memory system. Base address registers are used to translate addresses;
doorbell registers are used to send interrupts between the address domains;
and scratchpad registers are accessible from both address domains to allow
inter-processor communication.
Two Virtual Channels
The
ExpressLane
PEX 8518 switch supports two full-featured Virtual
Channels (VCs) and eight Traffic Classes (TCs). The mapping of Traffic
Classes to port-specific Virtual Channels allows for different mappings for
different ports. In addition, the devices offer user-selectable Virtual Channel
arbitration algorithms to enable users to fine tune the Quality of Service
(QoS) required for a specific application.

PEX8518-AC25BIG Related Products

PEX8518-AC25BIG PEX8518 PEX8518-AC25BI PEX8518RDK
Description Flexible & Versatile PCI Express㈢ Switch Flexible & Versatile PCI Express㈢ Switch Flexible & Versatile PCI Express㈢ Switch Flexible & Versatile PCI Express㈢ Switch
6LoWPAN Network Construction
[i=s]This post was last edited by Wu Nichen on 2017-8-10 06:48[/i] [align=left]I want to use CC2650 and other development boards to build a Contiki/6LoWPAN intranet and LAN. The hardware to be used is...
吴霓琛 RF/Wirelessly
NXP LPC1549@eeworld
NXP LPC1549@eeworld 1. Understand LPC 1549 Xpresso LPC1549 minimum system and then add the link debugging part based on lpc4322basic LED, basic button test hardware, and also make the expansion interf...
蓝雨夜 NXP MCU
I want to use two timers in a holtek microcontroller. Can I use it?
In the program, a standard timer TM0 is used to implement a timer interrupt delay of 100us. Now, an NTC temperature measurement function for RC charging and discharging is added. I saw on the Internet...
夏尔 MCU
Performance introduction and application of infrared receiver dedicated module
Performance introduction and application of infrared receiver dedicated module...
xtss Analog electronics
[FPGA Technology] Offset Constraints and Diagrams
The skew constraint refers to the constraint between data and clock . The skew constraint specifies the timing relationship between the external clock and the data input and output pins. It is only us...
eeleader FPGA/CPLD
About interrupt timing
For example, in a system, there is keyboard scanning, LED dynamic display, and interruption in the system. How to set the interruption time constant so that it does not interfere with the display, tha...
dlw123 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 893  2896  599  257  61  18  59  13  6  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号