DM74AS162N/A+ datasheet, PDF - EEWORLD Datasheet

DM74AS162N/A+: DescriptionIC,COUNTER,UP,DECADE,AS-TTL,DIP,16PIN,PLASTIC; Categorylogic; File Size426KB，7 Pages; ManufacturerNational Semiconductor（TI ）; Websitehttp://www.ti.com

Stay tuned Parametric

DM74AS162N/A+ Overview

IC,COUNTER,UP,DECADE,AS-TTL,DIP,16PIN,PLASTIC

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	National Semiconductor（TI ）
package instruction	DIP, DIP16,.3
Reach Compliance Code	unknown
Is Samacsys	N
Counting direction	UP
JESD-30 code	R-PDIP-T16
JESD-609 code	e0
Load/preset input	YES
Logic integrated circuit type	DECADE COUNTER
Operating mode	SYNCHRONOUS
Number of functions	1
Number of terminals	16
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP16,.3
Package shape	RECTANGULAR
Package form	IN-LINE
surface mount	NO
technology	TTL
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Base Number Matches	1

PCB Engineering Issues: There are a few small arrows under the red pen, it seems that there was no such thing before; please explain it to me...; NJMKL PCB Design

Analysis of white light emitting diode backlight source and its driving circuit design: In recent years, the industry has begun to use LEDs to replace CCFL and EL as LCD backlights (short for background lighting ). Compared with CCFL and EL, LEDs have the following advantages: 　　1) It ca...; 探路者 LED Zone

How to find the reciprocal in FPGA: What I need to do first is to calculate the reciprocal of a fixed-point real number. I use 16 bits to represent real numbers in the range of 1.0 to 15.0, 4 bits to represent integers, and 11 bits to r...; wang182004 FPGA/CPLD

IAR Compile Error: Error[Pe144]: a value of type "char const [17]" cannot be used to initialize an entity of type "unsigned char const [16]" const u8 testinf2[16]={" Please wait .. "}; There are 16 numbers in an array. ...; eeacc stm32/stm8

【Altera SoC Experience Tour】Video Server Based on SocKit: This experiment is based on the official demonstration program. We will first introduce the experimental phenomena and then study the specific technical details. The basic principle of this experiment...; rowen800 FPGA/CPLD

Quartus II 13.0 sp1 cannot be activated, urgent help: It should support genuine products, but I am short of money. I can only use cracking:pleased: I installed Quartus II 13sp1 on Windows Server 2008 64-bit system. The path does not have Chinese characte...; wsmysyn FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components