531FB842M000DGR datasheet, PDF

Datasheet> All Categories > oscillator> 531FB842M000DGR

531FB842M000DGR: DescriptionLVDS Output Clock Oscillator, 842MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531FB842M000DGR Overview

LVDS Output Clock Oscillator, 842MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531FB842M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	842 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Pulse stretching circuit using a NAND gate

Single-phase power supply automatic switching circuit controlled by relay

Synchronous motor asynchronous starting circuit

Jinling brand one-way linkage ventilation fan circuit diagram

Huicheng FS-40 floor fan circuit diagram

Precision current source circuit diagram using AD586

About the problems that occurred during the use of PTR8500: We have been studying NRF9E5 recently. We have made a RF transceiver system based on nrf9e5 and debugged the serial communication according to some existing programs. However, the following problems o...; sunxj02 Embedded System

[Repost] Understand the difference between PCB and PCBA in one article: [align=left][font=微软雅黑]I believe that many people are familiar with PCB circuit boards, and may often hear about them in daily life, but they may not know much about PCBA, and may even confuse it with...; 皇华Ameya360 MCU

About the operating voltage of TI wireless chips: The maximum voltage of CC1101 and CC2530 is written as 3.9V, and the working voltage is 1.8(2.0)~3.6V. So if the voltage is 3.7V, can it work stably? Is there any danger of chip damage? Or will the ch...; movenight RF/Wirelessly

TI Designs – Precision file question about Bode plots: I would like to ask where the formula 9 in this file comes from. . Thank you very much, my brain is going to explode after thinking about it. ....; 星星brisk Analog electronics

Issues to note for MSP430: [i=s] This post was last edited by Ba Bo Er Ben on 2017-6-24 21:51 [/i] [p=20, null, left][size=4] [/size][/p][size=4][font=Verdana][color=#252525]MSP430 Notes[/color][/font][color=#252525], hope it c...; 灞波儿奔 Microcontroller MCU

ST F7 Competition ~ Intelligent Community Control System ~ μCOSIII Transplantation: [i=s]This post was last edited by abofly on 2015-11-2 18:48[/i] [font=Calibri] [/font] Since I have only come into contact with one embedded operating system [font=Calibri]μCos[/font], I adopted this ...; abofly stm32/stm8

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components