531RC1303M00DGR datasheet, PDF

Datasheet> All Categories > oscillator> 531RC1303M00DGR

531RC1303M00DGR: DescriptionLVPECL Output Clock Oscillator, 1303MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531RC1303M00DGR Overview

LVPECL Output Clock Oscillator, 1303MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531RC1303M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1303 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Multifunctional active filter amplifier

Thyristor medium frequency power supply control and protection circuit

Constant voltage converter circuit diagram

3842 power correction circuit schematic diagram

555 voltage monitor circuit

Practical circuit of non-isolated switching regulated power supply

How to select the I/O standard in the Quartus configuration pin?: Help: When configuring pins with Quartus, how do I select the I/O standard in the pin planner? The voltage is configured according to the hardware input voltage in the bank, but how do I select the su...; 李豆芽 FPGA/CPLD

Evaluation and Application of Class D Audio Power Amplifiers: Among the basic amplifier topologies, class AB amplifiers have been widely used in various audio products, including mobile phones, mp3 players and PMP systems. Considering that class AB amplifiers ca...; feifei Analog electronics

EV2400 WIN7 64 BQ20Z45: Win7 64-bit, installed Bq20Z45R1, connected EV2400, the hardware properties show USB input device, can be updated to V0.28 through update. But the software reports an error, can not connect the batter...; qwqwqw2088 Analogue and Mixed Signal

Driver project for serial port chip 16550 using 2416 (2450) under wince-----Help!: Dear friends: I have the following project: Serial port driver based on S3C2416, serial port chip 16550, now there is MDD+PDD (middle layer) but lacks the lowest layer initialization code for 16550. D...; tt181003 Embedded System

Digital clock display based on FPGA: Using Verilog HDL language, I can display a needle-type digital clock on LCD through VGA, just like the clock in the date and time properties in the lower right corner of Windows. What I want to ask i...; goodbey155 FPGA/CPLD

Regarding the Hook ZwReadFile issue.: NTSTATUS NewNtReadFile( IN HANDLEFileHandle,IN HANDLEEventOPTIONAL,IN PIO_APC_ROUTINEApcRoutineOPTIONAL,IN PVOIDApcContextOPTIONAL,OUT PIO_STATUS_BLOCKIoStatusBlock,OUT PVOIDBuffer,IN ULONGLength,IN P...; sucuiqin Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components