530WC26M0000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 530WC26M0000DG

530WC26M0000DG: DescriptionCMOS/TTL Output Clock Oscillator, 26MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530WC26M0000DG Overview

CMOS/TTL Output Clock Oscillator, 26MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530WC26M0000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	26 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Microcontroller controlled color TV remote control toy car circuit diagram

LR4102 DTMF decoder

Digital exposure timer circuit diagram

Mains voltage two-way over-limit alarm protector circuit

Modulated crystal oscillator

845ddr computer motherboard circuit diagram_19

Help with marketing computer system hardware design issues: Hardware structure design for a marketing computer system of a supply and marketing company Background information: A large supply and marketing company decided to build a computer supply and marketin...; x123 Embedded System

Application information sharing of Hetai HT46R47: [size=9pt][font=Verdana]HT46R47[/font][/size][font=宋体][size=9pt]High performance[/size][/font][size=9pt][font=Verdana]8 [/font][/size] [font=宋体][size=9pt]bit[/size][/font][size=9pt][font=Verdana]OTP[/...; qwertyuiop11111 MCU

(Repost) How do you evaluate Microsoft's large-scale deployment of FPGAs in its data centers?: Editor's Note: This article is written by Li Bojie, an intern at Microsoft Research Asia, on Zhihu in response to the question "How do you evaluate Microsoft's use of FPGAs instead of traditional CPUs...; 白丁 FPGA/CPLD

Summary of ADI system solutions in the first half of 2016: [i=s] This post was last edited by Rubin Khan on 2016-7-11 19:57 [/i] [align=left][b][color=#0000ff][url=https://ezchina.analog.com/thread/13585]https://ezchina.analog.com/thread/13585[/url][/color][/...; 鲁宾汗 Analog electronics

Communication problem between multiple microcontrollers: A 5 series 430 microcontroller is selected as the host, and the slaves include PIC microcontroller and 430 G2553 microcontroller. The communication protocol is MODBUS protocol. Three PIC slaves are hu...; ruiwang Microcontroller MCU

Help~ Can anyone help me see how to remove the blue line?: I have never seen this way of pressing the wires onto the PCB board. As a newbie, how do I remove them?...; xjy201 Power technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components