531RC664M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 531RC664M000DG

531RC664M000DG: DescriptionLVPECL Output Clock Oscillator, 664MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531RC664M000DG Overview

LVPECL Output Clock Oscillator, 664MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531RC664M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	664 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Simple high voltage reference circuit diagram

Four-way karaoke lighting renderer circuit

Graphical interface circuit

Data coupling circuit with isolation performance

Analysis of multi-purpose remote control alarm controller

Problems with running programs under ppc: I made a software to rate the voice quality. The algorithm was written in C. It can run on the ppc but no result is given (probably because the program is not finished). However, as long as the ppc is...; xag1980 Embedded System

[RVB2601 Creative Application Development] 9~11 Game End Restart and Optimize Code, etc.: 9. Game over and restart If you want to restart the game after it ends, you need to use a variable to represent the game state: int status=0;//初始状态为 0游戏中 1胜利 2At the same time, extract the lvgl part o...; cybertovsky XuanTie RISC-V Activity Zone

HP Shanghai Electronics Engineer Recruitment: I don't know why HP's HR called me. Then came an email. Guys in the forum, take a look. If you are really interested or have this need, please contact this girl. (This is not a recruitment advertiseme...; huaiqiao Recruitment

Evaluation of domestic FPGA Gaoyun GW1N-4 series development board - stepper motor control (first edition): I have never played with stepper motors before, and I want to make a stepper motor controlled lifting device. Let's build a model to try it out. First, let's learn the basics of stepper motors.The com...; 打破传统 Domestic Chip Exchange

What is the original clock frequency of the PWM experiment in stm32?: When calculating the cycle frequency in the figure, why is the original clock frequency 84 instead of 42? TIM14 is used, and TIM14 is mounted on APB1 in the clock diagram. The maximum clock frequency ...; shijizai stm32/stm8

How to disable activeSync pop-up dialog box in CE: As title...; pxjinxing Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components