EEWORLDEEWORLDEEWORLD

Part Number

Search

530KC1263M00DGR

Description
CMOS/TTL Output Clock Oscillator, 1263MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530KC1263M00DGR Overview

CMOS/TTL Output Clock Oscillator, 1263MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530KC1263M00DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Is SamacsysN
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency1263 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
What changes will occur in the constellation diagram after the QPSK signal passes through the Rayleigh or Rice channel?
I would like to ask all the experts, how do you implement Rayleigh or Rice channel simulation in your DSP? What changes will the constellation diagram have after the QPSK signal passes through the Ray...
tmxk88122 DSP and ARM Processors
There is a problem with the Hello World program. Can an expert solve it?
I just started to learn about the LM3S series. I wrote a program to send data through the serial port using the LM3S8962 , but the result is always wrong. Please help me . The following is the code an...
zheng522 Microcontroller MCU
AT89S51 Experimental Board Production
After the AT89S51 experimental board was built, it used the parallel 74HC245. This is the first time I use online download. Do I need a software driver? I hope someone with experience in this area can...
wtingo 51mcu
When compiling a piece of code, the following error is always prompted. What is the reason? Please advise
[i=s] This post was last edited by KuaiBenDead on 2017-8-9 09:16 [/i] [size=6]Error code: [/size] #ifndef __ADCDRV2_H__ #define __ADCDRV2_H__ #define NUMSAMP 80 // NUMSAMP<1024 // External Functions e...
快奔死了 51mcu
Circuit (hardware) implementation of DSP's intermediate frequency power supply
[size=4]1 Overview [/size] [size=4] [/size] [size=4] Medium frequency power supply generally refers to a single-phase or three-phase variable frequency power supply with an output frequency of medium ...
Jacktang DSP and ARM Processors
What? Intel is sued for infringing the Chinese Academy of Sciences' FinFET patent
According to the Patent Reexamination Board of the State Intellectual Property Office, it examined the invalidation application of the invention patent No. 201110240931.5 ("FinFET patent"). The applic...
eric_wang Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2557  2852  2808  494  1902  52  58  57  10  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号