531AC580M000DGR datasheet, PDF

Datasheet> All Categories > oscillator> 531AC580M000DGR

531AC580M000DGR: DescriptionLVPECL Output Clock Oscillator, 580MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AC580M000DGR Overview

LVPECL Output Clock Oscillator, 580MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AC580M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	580 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Noise RF-IF amplification circuit diagram

Integrated circuit liquid level display and well pump control circuit

Demagnetization circuit of electromagnetic chuck of MM7120 surface grinder

Positive and negative voltage output circuit diagram

Eliminate instantaneous interference signal circuit

5G0401 Voice-activated synchronized flashing and disco drum music circuit

Intelligent network monitoring and management system: 1. System Description 1. Local or remote independent video monitoring or recording is performed in the central control monitoring center (Remote storage); the image is uploaded to the data network thr...; jek9528 Industrial Control Electronics

EEWORLD University----TI-RSLK Module 16 - Tachometer: TI-RSLK Module 16 - Tachometer : https://training.eeworld.com.cn/course/4675...; hi5 Talking

STM32 novice project creation: IAR STM32 project creation I have recently learned about STM32 microcontrollers, and I feel that the STM32 library has really improved the efficiency of developers. Some register bit settings are enca...; 安_然 stm32/stm8

Pull-up and pull-down resistors: [size=4]A pull-up resistor clamps an uncertain signal at a high level through a resistor, and this resistor also serves as a current limiter. Similarly, a pull-down resistor clamps an uncertain signal...; fish001 Analogue and Mixed Signal

Error when downloading program using STLINK: When downloading the program to TM4C123GH6PZ using STLINK, an error occurred. The error message is as follows: The development environment is keil...; 豪小子丶 Microcontroller MCU

How to overcome series mode interference and common mode interference?: [i=s]This post was last edited by changhui01 on 2018-6-19 21:33[/i] [font=微软雅黑][size=3][color=#000000]This post introduces the concepts of string-mode interference and common-mode interference, analyz...; changhui01 Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components