531UA101M000DGR datasheet, PDF

Datasheet> All Categories > oscillator> 531UA101M000DGR

531UA101M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 101MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531UA101M000DGR Overview

CMOS/TTL Output Clock Oscillator, 101MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531UA101M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	101 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Do you know the new generation of comprehensive network analyzer?

Button and contactor double interlock control forward and reverse start circuit

conversion trigger circuit

ATARI pulse width modulation regulated power supply circuit

Aide brand RZL40-15GW2 electric water heater circuit diagram

Boost start converter circuit diagram

Freescale embraces Wind River to jointly promote pre-integrated automotive equipment solutions: Wind River Systems and Freescale Semiconductor have announced the availability of a trial version and demonstration kit of their In-Vehicle Device Platform, Wind River's first pre-integrated solution ...; frozenviolet Automotive Electronics

Talk about thread technology and thread implementation model: [url=http://blog.jobbole.com/102846/]Original address[/url] [b]Thread definition[/b]What is a thread? There is a paragraph in "POSIX Threads Programming" that describes the definition of a thread: [in...; 白丁 Embedded System

MSP430 microcontroller framework program: [i=s] This post was last edited by Jacktang on 2017-4-24 14:31 [/i] [b]/*********************************************************************************\[/b] [b]File name: main.c[/b] [b]Description: ...; Jacktang Microcontroller MCU

Ask for past exam questions: Hello masters, this is my first time participating in the TI Cup. I wonder if anyone has the real questions from the second stage of the 2010 TI Cup, which is the national competition, or the predicte...; foreverontheroa TI Technology Forum

Chapter 3 File I/O: 3.1 Introduction 35 3.2 File Descriptors 35 3.3 open Function 35 3.4 creat Function 37 3.5 close Function 37 3.6 lseek Function 38 3.7 read Function 40 3.8 write Function 41 3.9 I/O Efficiency 41 3.10...; 謃塰 Linux and Android

N reasons not to use PIC vs. N reasons to use PIC: In fact, many colleagues have already stated several reasons for not using PIC (i.e., PIC is inferior to other types of microcontrollers in some important indicators), so I will not repeat them. -A fe...; tiankai001 Microchip MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components