PGA2310
SBOS207B − OCTOBER 2001 − REVISED JUNE 2004
Stereo Audio Volume Control
FEATURES
D
DIGITALLY-CONTROLLED ANALOG VOLUME
CONTROL:
Two Independent Audio Channels
Serial Control Interface
Zero Crossing Detection
Mute Function
APPLICATIONS
D
D
D
D
D
D
D
D
AUDIO AMPLIFIERS
MIXING CONSOLES
MULTI-TRACK RECORDERS
BROADCAST STUDIO EQUIPMENT
MUSICAL INSTRUMENTS
EFFECTS PROCESSORS
A/V RECEIVERS
CAR AUDIO SYSTEMS
D
WIDE GAIN AND ATTENUATION RANGE:
+31.5dB to −95.5dB with 0.5dB Steps
D
LOW NOISE AND DISTORTION:
120dB Dynamic Range
0.0004% THD+N at 1kHz
DESCRIPTION
The PGA2310 is a high-performance, stereo audio volume
control designed for professional and high-end consumer
audio systems. The ability to operate from
±15V
analog
power supplies enables the PGA2310 to process input
signals with large voltage swings, thereby preserving the
dynamic range available in the overall signal path. Using
high performance operational amplifier stages internal to
the PGA2310 yields low noise and distortion, while
providing the capability to drive 600Ω loads directly
without buffering. The three-wire serial control interface
allows for connection to a wide variety of host controllers,
in addition to support for daisy-chaining of multiple
PGA2310 devices.
D
LOW INTERCHANNEL CROSSTALK:
−126dBFS
D
NOISE-FREE LEVEL TRANSITIONS
D
POWER SUPPLIES:
+15V
Analog, +5V Digital
D
AVAILABLE IN DIP−16 AND SOL−16
PACKAGES
D
PIN AND SOFTWARE COMPATIBLE WITH
THE PGA2311 AND CIRRUS LOGIC CS3310E
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments
semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date. Products
conform to specifications per the terms of Texas Instruments standard warranty.
Production processing does not necessarily include testing of all parameters.
Copyright
2001 − 2004, Texas Instruments Incorporated
www.ti.com
PGA2310
SBOS207B − OCTOBER 2001 − REVISED JUNE 2004
www.ti.com
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate
precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to
damage because very small parametric changes could cause the device not to meet its published specifications.
ABSOLUTE MAXIMUM RATINGS
over operating free-air temperature range unless otherwise noted(1)
PGA2310
VA+
VA−
VD+
Analog input voltage
Digital input voltage
Operating temperature range
Storage temperature range
Junction temperature
Lead temperature (soldering, 10s)
+16.0
−16.0
+6.5
0 to VA+, VA−
−0.3 to VD+
−55 to +125
−65 to +150
+150
+300
UNIT
V
V
V
V
V
°C
°C
°C
°C
Supply voltage
Package temperature (IR, reflow, 10s)
+235
°C
(1) Stresses above those listed under
Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to absolute maximum
conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or
any other conditions beyond those specified is not implied.
ORDERING INFORMATION
(1)
PRODUCT
PACKAGE−LEAD
DIP-16
PGA2310
SOL-16
PACKAGE
DESIGNATOR
N
DW
−40 C +85 C
−40°C to +85°C
SPECIFIED
TEMPERATURE
RANGE
PACKAGE
MARKING
PGA2310PA
PGA2310UA
PGA2310UA
ORDERING
NUMBER
PGA2310PA
PGA2310UA
PGA2310UA/1K
TRANSPORT
MEDIA, QUANTITY
Rails, 25
Rails, 48
Tape and Reel, 1000
(1) For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet.
2
www.ti.com
PGA2310
SBOS207B − OCTOBER 2001 − REVISED JUNE 2004
ELECTRICAL CHARACTERISTICS
At TA = +25°C, VA+ = +15V, VA− = −15V, VD+ = +5V, RL = 100kΩ, CL = 20pF, BW measure = 10Hz to 20kHz, unless otherwise noted.
PGA2310
PARAMETER
DC CHARACTERISTICS
Step Size
Gain Error
Gain Matching
Input Resistance
Input Capacitance
AC CHARACTERISTICS
THD+N
Dynamic Range
Voltage Range, Input and Output
Output Noise
Interchannel Crosstalk
OUTPUT BUFFER
Offset Voltage
Load Capacitance Stability
Short-Circuit Current
Unity-Gain Bandwidth, Small Signal
DIGITAL CHARACTERISTICS
High-Level Input Voltage, VIH
Low-Level Input Voltage, VIL
High-Level Output Voltage, VOH
Low-Level Output Voltage, VOL
Input Leakage Current
SWITCHING CHARACTERISTICS
Serial Clock (SCLK) Frequency
Serial Clock (SCLK) Pulse Width Low
Serial Clock (SCLK) Pulse Width High
MUTE Pulse Width Low
Input Timing
SDI Setup Time
SDI Hold Time
CS Falling to SCLK Rising
SCLK Falling to CS Rising
Output Timing
CS Low to SDO Active
SCLK Falling to SDO Data Valid
CS High to SDO High Impedance
POWER SUPPLY
Operating Voltage
VA+
VA−
VD+
Quiescent Current
IA+
IA−
ID+
VA+ = +15V
VA− = −15V
VD+ = +5V
+4.5
−4.5
+4.5
+15
−15
+5
7.5
7.7
0.8
+15.5
−15.5
+5.5
10
10
1.5
V
V
V
mA
mA
mA
tCSO
tCFDO
tCSZ
35
60
100
ns
ns
ns
tSDS
tSDH
tCSCR
tCFCS
20
20
90
35
ns
ns
ns
ns
tSCLK
tPH
tPL
tMI
0
80
80
2.0
6.25
MHz
ns
ns
ms
IO = 200µA
IO = −3.2mA
+2.0
−0.3
(VD+) − 1.0
0.4
1
10
VD+
0.8
V
V
V
V
µA
VIN = AGND, Gain = 0dB
0.5
1000
35
1.5
3
mV
pF
mA
MHz
VIN = AGND, Gain = 0dB
f = 1kHz
VIN = 10VPP, f = 1kHz
VIN = AGND, Gain = 0dB
0.0004
116
(VA−) + 1.5
9.5
−126
120
(VA−) − 1.5
13.5
0.001
%
dB
V
µV
RMS
dBFS
Gain Setting = 31.5dB
0.5
±0.05
±0.05
10
7
dB
dB
dB
kΩ
pF
TEST CONDITIONS
MIN
TYP
MAX
UNIT
3
PGA2310
SBOS207B − OCTOBER 2001 − REVISED JUNE 2004
www.ti.com
ELECTRICAL CHARACTERISTICS (continued)
At TA = +25°C, VA+ = +15V, VA− = −15V, VD+ = +5V, RL = 100kΩ, CL = 20pF, BW measure = 10Hz to 20kHz, unless otherwise noted.
PGA2310
PARAMETER
TEMPERATURE RANGE
Specified Range
Operating Range
Storage Range
Thermal Resistance,
θ
JC
DIP−16
SOL−16
60
50
°C/W
°C/W
−40
−55
−65
+85
+125
+150
°C
°C
°C
TEST CONDITIONS
MIN
TYP
MAX
UNIT
PIN CONFIGURATION
Top View
PIN ASSIGNMENTS
PIN
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
NAME
ZCEN
CS
SDI
VD+
DGND
SCLK
SDO
MUTE
VINR
AGNDR
VOUTR
VA+
VA−
VOUTL
AGNDL
VINL
FUNCTION
Zero Crossing Enable Input (Active High)
Chip Select Input (Active Low)
Serial Data input
Digital Power Supply, +5V
Digital Ground
Serial Clock Input
Serial Data Output
Mute Control Input (Active Low)
Analog Input, Right Channel
Analog Ground, Right Channel
Analog Output, Right Channel
Analog Power Supply, +15V
Analog Power Supply, −15V
Analog Output, Left Channel
Analog Ground, Left Channel
Analog Input, Left Channel
ZCEN
CS
SDI
V
D
+
DGND
SCLK
SDO
MUTE
1
2
3
4
PGA2310
5
6
7
8
16
15
14
13
12
11
10
9
V
IN
L
AGNDL
V
OUT
L
V
A
−
V
A
+
V
OUT
R
AGNDR
V
IN
R
4
www.ti.com
PGA2310
SBOS207B − OCTOBER 2001 − REVISED JUNE 2004
TYPICAL CHARACTERISTICS
At TA = +25°C, VA+ = +15V, VA− = −15V, VD+ = +5V, RL = 100kΩ, CL = 20pF, BW measure = 10Hz to 20kHz, unless otherwise noted.
THD+N vs AMPLITUDE
FREQUENCY RESPONSE
1
0.8
0.6
Amplitude (dB)
THD+N (%)
0.4
0.2
0
−0.2
−0.4
−0.6
−0.8
−1
10
100
1k
Frequency (Hz)
10k
200k
0.0001
100m
1
Amplitude (V
RMS
)
9
0.1
1
0.01
0.001
THD+N vs FREQUENCY
(VIN = 3.0VRMS, Load = 100kΩ)
0.05
0.05
THD+N vs FREQUENCY
(VIN = 3.0VRMS, Load = 600Ω)
0.01
THD+N (%)
THD+N (%)
20
100
1k
Frequency (Hz)
10k
20k
0.01
0.001
0.001
0.0001
0.0001
20
100
1k
Frequency (Hz)
10k
20k
THD+N vs FREQUENCY
(VIN = 8.5VRMS, Load = 100kΩ)
0.05
0.05
THD+N vs FREQUENCY
(VIN = 8.5VRMS, Load = 600Ω)
0.01
THD+N (%)
THD+N (%)
20
100
1k
Frequency (Hz)
10k
20k
0.01
0.001
0.001
0.0001
0.0001
20
100
1k
Frequency (Hz)
10k
20k
5
京公网安备 11010802033920号
EEWORLD
