EEWORLDEEWORLDEEWORLD

Part Number

Search

530KC135M000DGR

Description
CMOS/TTL Output Clock Oscillator, 135MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530KC135M000DGR Overview

CMOS/TTL Output Clock Oscillator, 135MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530KC135M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Is SamacsysN
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency135 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Analysis of Linux Kernel IP Queue Mechanism (Part 2) - User Mode Processing and Returning Data Packets
Preface This article and three others will analyze the IP Queue mechanism from user-mode applications to kernel-mode module programming. The titles of the three articles are: Analysis of the Linux Ker...
fish001 Linux and Android
Can I see the status of GPIO when debugging in CCS environment?
I would like to ask, when debugging in CCS environment, can I see the status of GPIO port like a microcontroller?...
zxqzds DSP and ARM Processors
Samsung 210 Qt player problem
[p=24, null, left][color=rgb(102, 102, 102)][font="]I have several problems when using Samsung development board. I hope the experts can help me solve them. 1. When running on the development board us...
zjx94 Embedded System
Multi-phase cross-boost circuit and its application in active power factor correction technology
Multi-phase cross-boost circuit and its application in active power factor correction technologyWeng Zhengming1, Chen Chengzhi1, Zhang Zhengnan2(1 Shenzhen Zhiweibao Technology Co., Ltd., Shenzhen, Gu...
fighting Analog electronics
Anhui's component list is out. Please help guess the topic of the car.
[i=s] This post was last edited by paulhyde on 2014-9-15 08:56 [/i] The following is a list of the main components and instruments for this competition. I. Undergraduate Group 1. List of main componen...
心碎小王子 Energy Infrastructure?
51 LCD display problem
RS BIT P2.6 RW BIT P2.5 E BIT P2.7 LCD EQU P0 MAIN: MOV LCD,#00000001B ACALL WR_COMM ACALL INIT_LCD MOV LCD,#82H ACALL WR_COMM MOV LCD,#'O' ACALL WR_DATA MOV LCD,#'K' ACALL WR_DATA JMP $ INIT_LCD: MOV...
rado3090 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1308  1296  2656  1150  2455  27  54  24  50  35 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号