EEWORLDEEWORLDEEWORLD

Part Number

Search

5AGXMA7G4F31C4N

Description
FPGA - Field Programmable Gate Array FPGA - Arria V GX 9168 LABS 384 IOs
CategoryProgrammable logic devices    Programmable logic   
File Size875KB,40 Pages
ManufacturerIntel
Websitehttp://www.intel.com/
Environmental Compliance
Download Datasheet Parametric View All

5AGXMA7G4F31C4N Online Shopping

Suppliers Part Number Price MOQ In stock  
5AGXMA7G4F31C4N - - View Buy Now

5AGXMA7G4F31C4N Overview

FPGA - Field Programmable Gate Array FPGA - Arria V GX 9168 LABS 384 IOs

5AGXMA7G4F31C4N Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerIntel
package instructionBGA, BGA896,30X30,40
Reach Compliance Codecompliant
JESD-30 codeS-PBGA-B896
JESD-609 codee1
length31 mm
Humidity sensitivity level3
Configurable number of logic blocks9168
Number of entries544
Number of logical units242000
Output times544
Number of terminals896
Maximum operating temperature85 °C
Minimum operating temperature
organize9168 CLBS
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Encapsulate equivalent codeBGA896,30X30,40
Package shapeSQUARE
Package formGRID ARRAY
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply1.1,1.2/3.3,2.5 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height2.7 mm
Maximum supply voltage1.13 V
Minimum supply voltage1.07 V
Nominal supply voltage1.1 V
surface mountYES
Temperature levelCOMMERCIAL EXTENDED
Terminal surfaceTin/Silver/Copper (Sn/Ag/Cu)
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width31 mm
Base Number Matches1
2015.12.21
Arria V Device Overview
Subscribe
Send Feedback
AV-51001
The Arria
®
V device family consists of the most comprehensive offerings of mid-range FPGAs ranging
from the lowest power for 6 gigabits per second (Gbps) and 10 Gbps applications, to the highest mid-
range FPGA bandwidth 12.5 Gbps transceivers.
The Arria V devices are ideal for power-sensitive wireless infrastructure equipment, 20G/40G bridging,
switching, and packet processing applications, high-definition video processing and image manipulation,
and intensive digital signal processing (DSP) applications.
Arria V Device Handbook: Known Issues
Lists the planned updates to the Arria V Device Handbook chapters.
Related Information
Key Advantages of Arria V Devices
Table 1: Key Advantages of the Arria V Device Family
Advantage
Supporting Feature
Lowest static power in its
class
• Built on TSMC's 28 nm process technology and includes an abundance of
hard intellectual property (IP) blocks
• Power-optimized MultiTrack routing and core architecture
• Up to 50% lower power consumption than the previous generation
device
• Lowest power transceivers of any midrange family
Improved logic integration • 8-input adaptive logic module (ALM)
and differentiation capabil‐ • Up to 38.38 megabits (Mb) of embedded memory
ities
• Variable-precision digital signal processing (DSP) blocks
Increased bandwidth
capacity
Hard processor system
(HPS) with integrated
ARM
®
Cortex
-A9
MPCore processor
• Serial data rates up to 12.5 Gbps
• Hard memory controllers
• Tight integration of a dual-core ARM Cortex-A9 MPCore processor,
hard IP, and an FPGA in a single Arria V system-on-a-chip (SoC)
• Supports over 128 Gbps peak bandwidth with integrated data coherency
between the processor and the FPGA fabric
2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are
trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html.
Altera warrants performance
of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any
products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,
product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device
specifications before relying on any published information and before placing orders for products or services.
©
ISO
9001:2008
Registered
www.altera.com
101 Innovation Drive, San Jose, CA 95134
Does anyone have any good courseware on embedded system design and development?
Does anyone have any good courseware on embedded system design and development?...
xingcard Embedded System
How to draw a DSP PCB with BGA 16*16Pin package?
I am designing a 16*16 Pin BGA packaged DSP PCB board. All peripheral circuits have been drawn, but I found that those wires can't squeeze under the DSP. Which expert can give me some guidance? The bo...
敬先社 Embedded System
In mixed mode, the atmeg microcontroller sends data to the wireless chip incorrectly.
The microcontroller writes data to a wireless chip through a pin. The overall architecture is written in C, and then the data is written to the pin using assembly. However, the data that comes out is ...
eeleader Microchip MCU
How to determine whether the DSP's FLASH space is sufficient?
How to determine whether the DSP's FLASH space is sufficient?...
caijianfa55 Microcontroller MCU
How does wince5.0 handle asynchronous calls? ?
As the title says, Asyncresult cannot be used.. the namespace system.runtime.remoting.messaging does not exist.. adding a reference does not work either.. please help!!...
lychome198 Embedded System
LPC1343 Part 2: TIMER16 and PWM
I am very grateful to SOSO and other EEWORLD friends and moderators for their hard work, which finally allowed me to use a 32-bit microcontroller. In the past, I have done some projects using PIC and ...
zhdphao NXP MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2017  1000  295  2751  1721  41  21  6  56  35 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号