EEWORLDEEWORLDEEWORLD

Part Number

Search

874208BKILF

Description
Clock Drivers & Distribution CLOCK GENERATOR
Categorylogic    logic   
File Size285KB,19 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric Compare View All

874208BKILF Online Shopping

Suppliers Part Number Price MOQ In stock  
874208BKILF - - View Buy Now

874208BKILF Overview

Clock Drivers & Distribution CLOCK GENERATOR

874208BKILF Parametric

Parameter NameAttribute value
Brand NameIntegrated Device Technology
Is it lead-free?Lead free
Is it Rohs certified?conform to
Parts packaging codeVFQFPN
package instructionHVQCCN, LCC32,.2SQ,20
Contacts32
Manufacturer packaging codeNLG32P1
Reach Compliance Codecompliant
ECCN codeEAR99
series8742
Input adjustmentDIFFERENTIAL
JESD-30 codeS-XQCC-N32
JESD-609 codee3
length5 mm
Logic integrated circuit typeLOW SKEW CLOCK DRIVER
Humidity sensitivity level3
Number of functions1
Number of inverted outputs
Number of terminals32
Actual output times8
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output characteristics3-STATE
Package body materialUNSPECIFIED
encapsulated codeHVQCCN
Encapsulate equivalent codeLCC32,.2SQ,20
Package shapeSQUARE
Package formCHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)260
power supply2.5 V
Prop。Delay @ Nom-Sup4 ns
propagation delay (tpd)4 ns
Certification statusNot Qualified
Same Edge Skew-Max(tskwd)0.06 ns
Maximum seat height1 mm
Maximum supply voltage (Vsup)2.625 V
Minimum supply voltage (Vsup)2.375 V
Nominal supply voltage (Vsup)2.5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceMatte Tin (Sn) - annealed
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width5 mm
minfmax500 MHz
Base Number Matches1
2.5V Differential LVDS Clock Divider
and Fanout Buffer
874208I
DATA SHEET
General Description
The 874208I is a high-performance differential LVDS clock divider
and fanout buffer. The device is designed for the frequency division
and signal fanout of high-frequency, low phase-noise clocks. The
874208I is characterized to operate from a 2.5V power supply.
Guaranteed output-to-output and part-to-part skew characteristics
make the 874208I ideal for those clock distribution applications
demanding well-defined performance and repeatability. The
integrated input termination resistors make interfacing to the
reference source easy and reduce passive component count. Each
output can be individually enabled or disabled in the high-impedance
state controlled by a I
2
C register. On power-up, all outputs are
enabled.
Features
One differential input reference clock
Differential pair can accept the following differential input
levels: LVDS, LVPECL, CML
Integrated input termination resistors
Eight LVDS outputs
Selectable clock frequency division of ÷1, ÷2, ÷4 and ÷8
Maximum input clock frequency: 500MHz
LVCMOS interface levels for the control inputs
Internal regulator for improved noise immunity
Individual output enable/disabled by I
2
C interface
Output skew: 28ps
Additive Phase Jitter, RMS: 0.168ps (typical), 125MHz
Low additive phase jitter
Full 2.5V supply voltage
Available in Lead-free (RoHS 6) package
-40°C to 85°C ambient operating temperature
Block Diagram
Q0
nQ0
Q1
nQ1
f
REF
Pin Assignment
SDA
FSEL1
ADR0
SCL
V
DD
nIN
VT
IN
32 31 30 29 28 27 26 25
ADR1
GND
Q0
nQ0
Q1
1
2
3
4
5
6
7
8
9
Q2
24
23
22
21
20
19
18
17
10 11 12 13 14 15 16
nQ4
nQ2
nQ3
nQ5
Q3
Q4
Q5
FSEL0
GND
nQ7
Q7
nQ6
Q6
GND
V
DDO
IN
nIN
50
50
÷1, ÷2,
÷4, ÷8
Q2
nQ2
Q3
nQ3
Q4
nQ4
Q5
nQ5
V
T
FSEL[1:0]
Pulldown (2)
nQ1
GND
V
DDO
SDA
SCL
ADR[1:0]
Pullup
Pullup
Pulldown (2)
2
I
2
C
ICS874208I
32 Lead VFQFN
5mm x 5mm x 0.925mm package body
K Package
Top View
8
Q6
nQ6
Q7
nQ7
REVISION A 9/18/14
1
©2014 Integrated Device Technology, Inc.

874208BKILF Related Products

874208BKILF 874208BKILFT
Description Clock Drivers & Distribution CLOCK GENERATOR Clock Drivers & Distribution CLOCK GENERATOR
Brand Name Integrated Device Technology Integrated Device Technology
Is it lead-free? Lead free Lead free
Is it Rohs certified? conform to conform to
Parts packaging code VFQFPN VFQFPN
package instruction HVQCCN, LCC32,.2SQ,20 VFQFN-32
Contacts 32 32
Manufacturer packaging code NLG32P1 NLG32P1
Reach Compliance Code compliant compliant
ECCN code EAR99 EAR99
series 8742 8742
Input adjustment DIFFERENTIAL DIFFERENTIAL
JESD-30 code S-XQCC-N32 S-XQCC-N32
JESD-609 code e3 e3
length 5 mm 5 mm
Logic integrated circuit type LOW SKEW CLOCK DRIVER LOW SKEW CLOCK DRIVER
Humidity sensitivity level 3 3
Number of functions 1 1
Number of terminals 32 32
Actual output times 8 16
Maximum operating temperature 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C
Output characteristics 3-STATE 3-STATE
Package body material UNSPECIFIED UNSPECIFIED
encapsulated code HVQCCN HVQCCN
Encapsulate equivalent code LCC32,.2SQ,20 LCC32,.2SQ,20
Package shape SQUARE SQUARE
Package form CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius) 260 260
power supply 2.5 V 2.5 V
Prop。Delay @ Nom-Sup 4 ns 4 ns
propagation delay (tpd) 4 ns 4 ns
Certification status Not Qualified Not Qualified
Same Edge Skew-Max(tskwd) 0.06 ns 0.06 ns
Maximum seat height 1 mm 1 mm
Maximum supply voltage (Vsup) 2.625 V 2.625 V
Minimum supply voltage (Vsup) 2.375 V 2.375 V
Nominal supply voltage (Vsup) 2.5 V 2.5 V
surface mount YES YES
technology CMOS CMOS
Temperature level INDUSTRIAL INDUSTRIAL
Terminal surface Matte Tin (Sn) - annealed Matte Tin (Sn) - annealed
Terminal form NO LEAD NO LEAD
Terminal pitch 0.5 mm 0.5 mm
Terminal location QUAD QUAD
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED
width 5 mm 5 mm
minfmax 500 MHz 500 MHz
It is helpful for everyone to learn!!! You can take a look
[url=http://www.714e.com/bbs/display.asp?UserID=37214][IMG]http://www.714e.com/bbs/images/logo.gif[/IMG][/URL]...
deiyt0716 Embedded System
Refer to other websites, is there a post function in which I can participate?
Sometimes I want to check out the posts I participated in before, but it’s not easy to find them! I can just add this function to the bottom of my posts. I wonder if the website has considered this as...
kangkls Suggestions & Announcements
How to transplant mqtt on stm32 in a few steps
Recently, the project needs to use mqtt on stm32. I searched on Baidu and found that there is still very little information on the Internet, although there are several relevant materials. After downlo...
wateras1 RF/Wirelessly
[TI's first low power design competition] + expansion board 2 + 430BOOST-Nokia1202lcd character display test
[b][size=4]Recently, a new project has started. I worked overtime for 7 days during the National Day holiday. I sent out the boards I had drawn before. In order to save money, I put together 6 boards....
IC爬虫 Microcontroller MCU
Please advise how to use @
I was reading the IIC section in Professor Xia Yuwen's book, which describes how the data on the SDA data line is stored in the register. The data is valid when SCL is at a high level (that is, SDA mu...
forlsy FPGA/CPLD
I have two simple questions about C64x+
1: I am using C6424, which is in little-endian mode. I saw that the CCS configuration platform can be set to big-endian mode, so I set it to big-endian mode, and everything can be compiled. Finally, w...
weidong DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1895  1238  1478  1867  2310  39  25  30  38  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号