531NC11M0000DGR datasheet, PDF

Datasheet> All Categories > oscillator> 531NC11M0000DGR

531NC11M0000DGR: DescriptionLVDS Output Clock Oscillator, 11MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531NC11M0000DGR Overview

LVDS Output Clock Oscillator, 11MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531NC11M0000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	11 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

ACS402-5SB4 typical application circuit diagram

DC inverting amplifier with gain determined by circuit ratio

A common car inverter circuit and principle

Electromechanical control single tube delay pull-in relay circuit

Telephone parallel extension security device circuit circuit diagram

Verbal help box circuit for patient who has fainted

[Survey Statistics] How many people in the forum use PIC to develop products?: I want to know about the use of microcontrollers by friends in the forum. I wonder which company's MCU is used in the products developed by friends that are already in production or about to be put in...; 眼大5子 Microchip MCU

About the connection problem of two MAX487 chips in RS422: The problem is as above, please help me, otherwise, I will fail the exam. In two MAX487s, A is connected to A, B is connected to B, and a 120-ohm resistor is added in between, but how should /RE and D...; zh7031907 Embedded System

Is it easy to migrate from CE3 to CE6?: I downloaded a DLL source code for communication from winpcap, but it is for CE3. I want to port it to CE6, but will it be troublesome? Thanks!...; liujincai1230 Embedded System

TSMC's former purchasing manager jumped to a Chinese wafer factory and was ordered to pay NT$2.5 million: According to Juheng.com, a former manager surnamed Xue from the procurement department of TSMC, the leading wafer foundry, joined a semiconductor company in mainland China as vice president of procure...; eric_wang Talking

DM900 User Guide: DM9000 PHY 1. The implementation of the DM9000 controller is clear from the DataSheet. The DM9000 provides a general CPU interface, which simplifies the implementation process of the MirRoBlaze hardwa...; eeleader FPGA/CPLD

How to make the transistor bandwidth reach GHZ level?: First-year graduate student urgently needs help! I made a switch circuit using transistors and input a square wave. The transistor used has a bandwidth of 800MHZ and inputs a 2MHZ square wave, but the...; chenzening Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components