531FB38M0000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 531FB38M0000DG

531FB38M0000DG: DescriptionLVDS Output Clock Oscillator, 38MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531FB38M0000DG Overview

LVDS Output Clock Oscillator, 38MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531FB38M0000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	38 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Cabinet fluorescent lighting circuit diagram

High sensitivity disconnection tester circuit

C2132.6D horizontal hexagonal automatic lathe electrical schematic circuit 01

Audio powered noise limiter

Programmable Controllers

Computer motherboard circuit diagram 815 3_17

How to set external 5V signal input in ISE: I have a question now. Please ask everyone how to set the external 5V signal input in ISE. Specifically: using Xilinx-v4 series FPGA, the IO receiving level is 3.3V, and the external input signal is 5...; dadiwuyu FPGA/CPLD

Weak problem: In the mcs-51 microcontroller: If the instruction "AJMP 45H" is stored in the 0123H unit, the target address is 0123H+45H=0168H. If the instruction is "SJMP 0F2H", the target address is 0123H-0E=0114H...; 5880527 Embedded System

Solutions for micro differential pressure measurement: [table=98%][tr][td][table][tr][td=8,1][b][color=#003399][size=15pt]JYB-DZ Series Intelligent Micro Differential Pressure Transmitter[/size][/color][/b][/td][/tr][tr][td=1,4,178] [url=http://www.klha.c...; dh279892637 Industrial Control Electronics

Does grounding mean connecting to the negative pole?: Is the negative pole in direct current equivalent to the ground? In alternating current, since there is no negative pole, the ground is the neutral line? Or it can be the earth? If I connect the live ...; eefansvv Power technology

STM32 AI small survey, participate and have a chance to win a development board!: I would like to share with you a small survey about STM32 AI. Participate and you will have a chance to win a development board. Open the EEWorld website homepage and click on the pop-up window in the...; eric_wang stm32/stm8

Circuit layout diagram 1: [align=left][font=宋体]The video talks about the thermal layout technology of integrated effect transistor charger. [/font][/align] [media=x,500,375]http://v.youku.com/v_show/id_XODI0OTI1Mzc2.html[/medi...; 德州仪器_视频 Analogue and Mixed Signal

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components