EEWORLDEEWORLDEEWORLD

Part Number

Search

570BI

Description
Clock Buffer MULTIPLIER AND ZERO DELAY BUFFER
Categorylogic    logic   
File Size141KB,11 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric Compare View All

570BI Online Shopping

Suppliers Part Number Price MOQ In stock  
570BI - - View Buy Now

570BI Overview

Clock Buffer MULTIPLIER AND ZERO DELAY BUFFER

570BI Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Parts packaging codeSOIC
package instructionSOIC-8
Contacts8
Reach Compliance Codenot_compliant
ECCN codeEAR99
series570
Input adjustmentSTANDARD
JESD-30 codeR-PDSO-G8
JESD-609 codee0
length4.9 mm
Logic integrated circuit typePLL BASED CLOCK DRIVER
MaximumI(ol)0.012 A
Humidity sensitivity level1
Number of functions1
Number of inverted outputs
Number of terminals8
Actual output times2
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSOP8,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply3.3 V
Certification statusNot Qualified
Same Edge Skew-Max(tskwd)0.175 ns
Maximum seat height1.75 mm
Maximum supply voltage (Vsup)3.45 V
Minimum supply voltage (Vsup)3.15 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn85Pb15)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width3.9 mm
minfmax170 MHz
Base Number Matches1
DATASHEET
MULTIPLIER AND ZERO DELAY BUFFER
Description
The ICS570 is a high-performance Zero Delay Buffer (ZDB)
which integrates IDT’s proprietary analog/digital Phase
Locked Loop (PLL) techniques. The A version is
recommended for 5 V designs and the B version for
3.3 V designs. The chip is part of IDT’s ClockBlocks
TM
family, and was designed as a performance upgrade to
meet today’s higher speed and lower voltage requirements.
The zero delay feature means that the rising edge of the
input clock aligns with the rising edges of both output
clocks, giving the appearance of no delay through the
device. There are two outputs on the chip, one being a
low-skew divide by two of the other output. The device
incorporates an all-chip power down/tri-state mode that
stops the internal PLL and puts both outputs into a high
impedance state.
The ICS570 is ideal for synchronizing outputs in a large
variety of systems, from personal computers to data
communications to graphics/video. By allowing off-chip
feedback paths, the device can eliminate the delay through
other devices.
The ICS570 A and B versions were designed to improve
input to output jitter from the original ICS570M version, and
are recommended for all new designs.
ICS570
Features
8-pin SOIC package
Available in Pb (lead) free package
Pin-for-pin replacement and upgrade to ICS570M
Functional equivalent to AV9170 (not a pin-for-pin
replacement)
Low input to output skew of 300 ps max (>60 MHz
outputs)
Ability to choose between 14 different multipliers from
0.5x to 32x
Output clock frequency up to 170 MHz at 3.3 V
Can recover degraded input clock duty cycle
Output clock duty cycle of 45/55
Power Down and Tri-State Mode
Passes spread spectrum clock modulation
Full CMOS clock swings with 25 mA drive capability at
TTL levels
Advanced, low power CMOS process
ICS570B has an operating voltage of 3.3 V (±5%)
ICS570A has an operating voltage of 5.0 V (±5%)
Industrial temperature version available
Block Diagram
IC L K
S 1 :0
F B IN
d ivid e
by N
Phase
D e te c to r,
C h a rg e
Pum p,
and Loop
F ilte r
VCO
/2
C LK
C LK2
E xte rn a l fe e d b a ck ca n co m e fro m C L K o r C L K /2 (se e ta b le o n p a g e 2 )
IDT™ / ICS™
MULTIPLIER AND ZERO DELAY BUFFER
1
ICS570
REV K 073007

570BI Related Products

570BI 570A
Description Clock Buffer MULTIPLIER AND ZERO DELAY BUFFER Clock Buffer MULTIPLIER AND ZERO DELAY BUFFER
Is it Rohs certified? incompatible incompatible
Parts packaging code SOIC SOIC
package instruction SOIC-8 SOIC-8
Contacts 8 8
Reach Compliance Code not_compliant not_compliant
ECCN code EAR99 EAR99
series 570 570
Input adjustment STANDARD STANDARD
JESD-30 code R-PDSO-G8 R-PDSO-G8
JESD-609 code e0 e0
length 4.9 mm 4.9 mm
Logic integrated circuit type PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER
MaximumI(ol) 0.012 A 0.012 A
Humidity sensitivity level 1 1
Number of functions 1 1
Number of terminals 8 8
Actual output times 2 2
Maximum operating temperature 85 °C 70 °C
Output characteristics 3-STATE 3-STATE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOP SOP
Encapsulate equivalent code SOP8,.25 SOP8,.25
Package shape RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE SMALL OUTLINE
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED
power supply 3.3 V 5 V
Certification status Not Qualified Not Qualified
Same Edge Skew-Max(tskwd) 0.175 ns 0.2 ns
Maximum seat height 1.75 mm 1.75 mm
Maximum supply voltage (Vsup) 3.45 V 5.25 V
Minimum supply voltage (Vsup) 3.15 V 4.75 V
Nominal supply voltage (Vsup) 3.3 V 5 V
surface mount YES YES
technology CMOS CMOS
Temperature level INDUSTRIAL COMMERCIAL
Terminal surface Tin/Lead (Sn85Pb15) Tin/Lead (Sn85Pb15)
Terminal form GULL WING GULL WING
Terminal pitch 1.27 mm 1.27 mm
Terminal location DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED
width 3.9 mm 3.9 mm
minfmax 170 MHz 170 MHz
Base Number Matches 1 1

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2278  430  1566  974  642  46  9  32  20  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号