EEWORLDEEWORLDEEWORLD

Part Number

Search

71V3556SA150BQ8

Description
SRAM 4M X36 3.3V I/O SLOW ZBT
Categorystorage   
File Size502KB,25 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

71V3556SA150BQ8 Online Shopping

Suppliers Part Number Price MOQ In stock  
71V3556SA150BQ8 - - View Buy Now

71V3556SA150BQ8 Overview

SRAM 4M X36 3.3V I/O SLOW ZBT

71V3556SA150BQ8 Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIDT (Integrated Device Technology)
Product CategorySRAM
RoHSN
Memory Size4 Mbit
Organization128 k x 36
Maximum Clock Frequency150 MHz
Interface TypeParallel
Supply Voltage - Max3.465 V
Supply Voltage - Min3.135 V
Minimum Operating Temperature0 C
Maximum Operating Temperature+ 70 C
Mounting StyleSMD/SMT
Package / CaseCABGA-165
PackagingReel
Height1.2 mm
Length15 mm
Memory TypeSDR
TypeSynchronous
Width13 mm
Moisture SensitiveYes
Factory Pack Quantity2000
IDT71V3556S/XS
128K x 36, 256K x 18
3.3V Synchronous ZBT SRAMs
IDT71V3558S/XS
3.3V I/O, Burst Counter
IDT71V3556SA/XSA
Pipelined Outputs
IDT71V3558SA/XSA
Features
128K x 36, 256K x 18 memory configurations
Supports high performance system speed - 200 MHz (x18)
(3.2 ns Clock-to-Data Access)
Supports high performance system speed - 166 MHz (x36)
(3.5 ns Clock-to-Data Access)
ZBT
TM
Feature - No dead cycles between write and read
cycles
Internally synchronized output buffer enable eliminates the
need to control
OE
Single R/W (READ/WRITE) control pin
Positive clock-edge triggered address, data, and control
signal registers for fully pipelined applications
4-word burst capability (interleaved or linear)
Individual byte write (BW
1
-
BW
4
) control (May tie active)
Three chip enables for simple depth expansion
3.3V power supply (±5%), 3.3V I/O Supply (V
DDQ)
Optional- Boundary Scan JTAG Interface (IEEE 1149.1
compliant)
Packaged in a JEDEC standard 100-pin plastic thin quad
flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch
ball grid array (fBGA)
Description
The IDT71V3556/58 are 3.3V high-speed 4,718,592-bit (4.5 Mega-
bit) synchronous SRAMS. They are designed to eliminate dead bus
cycles when turning the bus around between reads and writes, or
writes and reads. Thus, they have been given the name ZBT
TM
, or
Zero Bus Turnaround.
Address and control signals are applied to the SRAM during one
clock cycle, and two cycles later the associated data cycle occurs, be
it read or write.
The IDT71V3556/58 contain data I/O, address and control signal
registers. Output enable is the only asynchronous signal and can be
used to disable the outputs at any given time.
A Clock Enable (CEN) pin allows operation of the IDT71V3556/58
to be suspended as long as necessary. All synchronous inputs are
ignored when (CEN) is high and the internal device registers will hold
their previous values.
There are three chip enable pins (CE
1
, CE
2
,
CE
2
) that allow the
user to deselect the device when desired. If any one of these three are
not asserted when ADV/LD is low, no new memory operation can be
initiated. However, any pending data transfers (reads or writes) will be
completed. The data bus will tri-state two cycles after chip is deselected
or a write is initiated.
Pin Description Summary
A
0
-A
17
CE
1
, CE
2
,
CE
2
OE
R/W
CEN
BW
1
,
BW
2
,
BW
3
,
BW
4
CLK
ADV/LD
LBO
TMS
TDI
TCK
TDO
TRST
ZZ
I/O
0
-I/O
31
, I/O
P1
-I/O
P4
V
DD
, V
DDQ
V
SS
Address Inputs
Chip Enables
Output Enable
Read/Write Signal
Clock Enable
Individual Byte Write Selects
Clock
Advance burst address / Load new address
Linear / Interleaved Burst Order
Test Mode Select
Test Data Input
Test Clock
Test Data Output
JTAG Reset (Optional)
Sleep Mode
Data Input / Output
Core Power, I/O Power
Ground
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Output
Input
Input
I/O
Supply
Supply
Synchronous
Synchronous
Asynchronous
Synchronous
Synchronous
Synchronous
N/A
Synchronous
Static
Synchronous
Synchronous
N/A
Synchronous
Asynchronous
Synchronous
Synchronous
Static
Static
5281 tbl 01
JANUARY 2015
1
©
2015 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
DSC-5281/12
ATmega128+CC1101 Design Experience
ATmega128+CC1101 Design Experience First of all, CC1100 is an upgraded version of CC1101. Except for a few more registers in the configuration registers, CC1101 is completely compatible with CC1100, w...
nicole088 Microchip MCU
The company organizes skills competition
The company organized a skills competition, ranging from simple mechanical processing to electrical appliance repair and mechanical drawing, etc. In short, it is a competition closely related to our d...
DIAG Talking about work
The Over-Power Phenomenon In DCM/CCM-Operated Flyback Converters (Part 1)
The Over-Power Phenomenon In DCM/CCM-Operated Flyback Converters (Part 1)by Christophe Basso, ON Semiconductor, Toulouse, France...
安_然 Analog electronics
6.30 [Weekly Discussion] How do you view China's progress from a major electronics manufacturing country to a major country with integrated technology manufacturing?
Statement: This post is to make up for the mistake on the 23rd. I hope everyone will forgive me.Let's get to the point (this question is a bit broad, I don't know if it's appropriate to talk about it)...
鑫海宝贝 Integrated technical exchanges
The role of the extended integer types defined in stdint.h
[color=#000][font=宋体, "][size=12px]Stdint.h defines standard extended integer types, including exact-length types, minimum-length types, fast-length types, and maximum-length types. What are the benef...
喜鹊王子 Embedded System
Analog circuit substrate conductor design
a. Full-waveform rectifier circuit patterning composed of OP amplifier The full-wave rectifier circuit in Figure 1 often has an unbalanced waveform due to the unintegrated gain of the positive end (pl...
小赛跑跑 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1225  1958  2161  2820  2706  25  40  44  57  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号