EEWORLDEEWORLDEEWORLD

Part Number

Search

531TB66M0000BG

Description
CMOS Output Clock Oscillator, 66MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size268KB,15 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531TB66M0000BG Overview

CMOS Output Clock Oscillator, 66MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531TB66M0000BG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Is SamacsysN
Other featuresTRAY
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency66 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS
physical size7.0mm x 5.0mm x 1.85mm
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.0 7/06
Copyright © 2006 by Silicon Laboratories
Si530/531
Schottky diode voltage drop test
Schottky diode The Schottky diode is named after its inventor, Dr. Schottky. SBD is the abbreviation of Schottky Barrier Diode (SBD). SBD is not made using the principle of PN junction formed by the c...
buildele Power technology
Oscilloscope is fun, it’s more than just waveform display!
Q: What is an oscilloscope used for? A: Isn't it just to display the waveform? To use some professional terms: The main function of an oscilloscope is to measure the shape of an alternating current or...
okhxyyo Integrated technical exchanges
Feiling FETT507-C core board 4-way AHD camera implementation solution
This article explains the application of transplanting Huawei-ME909S-4G module to the domestic A40i development board . This article is mainly applicable to the Feiling OKA40i platform Linux 3.10.65 o...
小螃蟹呀 ARM Technology
Asynchronous Circuit Design Design Principles - System Perspective
Can anyone share the PDF of Asynchronous Circuit Design Principles - System Perspective?...
1206901571 FPGA/CPLD
DSP ccs2 C5000 compiles SUBC instruction to implement division
Solve y=(ax^2-bx+c)/(dx+e) by programming, and put the quotient and remainder in the data memory 1000H and 1001H units respectively. (1) Given a=8, b=6, c=10, d=7, e=9, x=5, find y. (2) Given a=0.9, b...
Aguilera DSP and ARM Processors
Embedded multi-core and virtualization development direction
Multi-core is a hot topic now. Even our company's servers have dual-core CPUs, but the running speed is not as good as that of single-core CPUs. Is 1+1<1? The problem is that the multi-core function i...
gauson Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1885  2547  551  1328  1621  38  52  12  27  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号