74HC05PW,118 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 74HC05PW,118

74HC05PW,118: DescriptionInverters Hex inverter w/open drain outputs; Categorylogic logic; File Size577KB，13 Pages; ManufacturerNXP; Websitehttps://www.nxp.com; Environmental Compliance

Download Datasheet Parametric Compare View All

74HC05PW,118 Overview

Inverters Hex inverter w/open drain outputs

74HC05PW,118 Parametric

Parameter Name	Attribute value
Brand Name	NXP Semiconductor
Is it Rohs certified?	conform to
Maker	NXP
Parts packaging code	TSSOP
package instruction	TSSOP, TSSOP14,.25
Contacts	14
Manufacturer packaging code	SOT402-1
Reach Compliance Code	compliant
series	HC/UH
JESD-30 code	R-PDSO-G14
JESD-609 code	e3
length	5 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	INVERTER
MaximumI(ol)	0.004 A
Humidity sensitivity level	1
Number of functions	6
Number of entries	1
Number of terminals	14
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Output characteristics	OPEN-DRAIN
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Encapsulate equivalent code	TSSOP14,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
method of packing	TAPE AND REEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	2/6 V
Prop。Delay @ Nom-Sup	27 ns
propagation delay (tpd)	135 ns
Certification status	Not Qualified
Schmitt trigger	NO
Maximum seat height	1.1 mm
Maximum supply voltage (Vsup)	6 V
Minimum supply voltage (Vsup)	2 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	AUTOMOTIVE
Terminal surface	MATTE TIN
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	4.4 mm

Preview

Download Datasheet

View All

74HC05

Hex inverter with open-drain outputs

Rev. 02 — 18 June 2009

Product data sheet

1. General description

The 74HC05 is a high-speed Si-gate CMOS device that complies with JEDEC standard

no. 7A.

The 74HC05 contains six inverters.The outputs of the 74HC05 are open-drain and can be

connected to other open-drain outputs to implement active-LOW wired-OR or active-HIGH

wired-AND functions. The open-drain outputs require pull-up resistors to perform correctly.

2. Features

Wide operating voltage 2.0 V to 6.0 V

Input levels:

For 74HC05: CMOS level

Latch-up performance exceeds 100 mA per JESD 78 Class II level A

ESD protection:

HBM JESD22-A114E exceeds 2000 V

CDM JESD22-C101C exceeds 1000 V

Multiple package options

Speciﬁed from

−40 °C

to +85

°C

and from

−40 °C

to +125

°C

3. Ordering information

Table 1.

Ordering information

Package

Temperature range

74HC05D

74HC05PW

74HC05BQ

−40 °C

to +125

°C

−40 °C

to +125

°C

−40 °C

to +125

°C

Name

SO14

TSSOP14

DHVQFN14

Description

plastic small outline package; 14 leads; body width

3.9 mm

plastic thin shrink small outline package; 14 leads;

body width 4.4 mm

Version

SOT108-1

SOT402-1

Type number

plastic dual in-line compatible thermal enhanced very SOT762-1

thin quad ﬂat package; no leads; 14 terminals;

body 2.5

0.85 mm

74HC05PW,118 Related Products

	74HC05PW,118	74HC05D,112	74HC05BQ,115
Description	Inverters Hex inverter w/open drain outputs	Inverters Hex inverter with open-drain outputs	Inverters 6CIR CMOS 2V-6V
Brand Name	NXP Semiconductor	NXP Semiconductor	-
Is it Rohs certified?	conform to	conform to	-
Maker	NXP	NXP	-
Parts packaging code	TSSOP	SOIC	-
package instruction	TSSOP, TSSOP14,.25	SOP, SOP14,.25	-
Contacts	14	14	-
Manufacturer packaging code	SOT402-1	SOT108-1	-
Reach Compliance Code	compliant	compliant	-
series	HC/UH	HC/UH	-
JESD-30 code	R-PDSO-G14	R-PDSO-G14	-
JESD-609 code	e3	e3	-
length	5 mm	8.65 mm	-
Load capacitance (CL)	50 pF	50 pF	-
Logic integrated circuit type	INVERTER	INVERTER	-
MaximumI(ol)	0.004 A	0.004 A	-
Humidity sensitivity level	1	1	-
Number of functions	6	6	-
Number of entries	1	1	-
Number of terminals	14	14	-
Maximum operating temperature	125 °C	125 °C	-
Minimum operating temperature	-40 °C	-40 °C	-
Output characteristics	OPEN-DRAIN	OPEN-DRAIN	-
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	-
encapsulated code	TSSOP	SOP	-
Encapsulate equivalent code	TSSOP14,.25	SOP14,.25	-
Package shape	RECTANGULAR	RECTANGULAR	-
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE	-
method of packing	TAPE AND REEL	TUBE	-
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	-
power supply	2/6 V	2/6 V	-
Prop。Delay @ Nom-Sup	27 ns	27 ns	-
propagation delay (tpd)	135 ns	135 ns	-
Certification status	Not Qualified	Not Qualified	-
Schmitt trigger	NO	NO	-
Maximum seat height	1.1 mm	1.75 mm	-
Maximum supply voltage (Vsup)	6 V	6 V	-
Minimum supply voltage (Vsup)	2 V	2 V	-
Nominal supply voltage (Vsup)	5 V	5 V	-
surface mount	YES	YES	-
technology	CMOS	CMOS	-
Temperature level	AUTOMOTIVE	AUTOMOTIVE	-
Terminal surface	MATTE TIN	MATTE TIN	-
Terminal form	GULL WING	GULL WING	-
Terminal pitch	0.65 mm	1.27 mm	-
Terminal location	DUAL	DUAL	-
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	-
width	4.4 mm	3.9 mm	-

Recommended Resources

This application circuit of LM135-235-335

Two anti-theft alarm circuits

Single-stage operational amplifier frequency selection encoding circuit

KA2211 power amplifier circuit

Reverse braking circuit for forward and reverse running motors (1)

875p computer motherboard circuit diagram_103

Programming language rankings in September: [p=24, null, left][color=#333333][font=Verdana, 宋体][size=4]Compared to last month, the September Tiobe programming language rankings Top 20 did not change much, except Transact-SQL and VB.NET swapped ...; wstt Programming Basics

Automotive 400W, 48V Battery Input, 12V Output Power Supply Reference Design: TI's TID A-01407 is a 400W automotive power reference design for 36V-60V input and 12V output. It uses an enhanced phase-shifted full-bridge controller to achieve programmable delays, thereby ensuring...; alan000345 Analogue and Mixed Signal

【Altera soc experience tour】+ delay chain test and metastable analysis 1: [b][font=宋体][size=22pt]Delay Chain[/size][/font][font=Calibri][size=22pt]Test and Metastability[/size][/font][font=宋体][size=22pt]Analysis[/size][/font][/b] [b][size=22pt]1. Introduction[/size][/b][siz...; xiaomai516 FPGA/CPLD

My Opinion on Thieves: The Spring Festival is coming soon. Usually, there is a group of people who are the busiest at this time! The whole year depends on the harvest of these few days. It is said that autumn is the season ...; 张无忌1987 Talking

Which wireless chip would you like to try?: [size=4]There is a lovely and enthusiastic forum member who is willing to support some wireless samples for free. [/size][size=4] [/size] [size=4]What kind of wireless samples do you want to try? The ...; soso RF/Wirelessly

What to do next?: ...; lanhua ST MEMS Sensor Creative Design Competition

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components