A54SX32A-1TQ144M datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> A54SX32A-1TQ144M

A54SX32A-1TQ144M: DescriptionField Programmable Gate Array, 2880 CLBs, 48000 Gates, 278MHz, 2880-Cell, CMOS, PQFP144, 1.40 MM HEIGHT, TQFP-144; CategoryProgrammable logic devices Programmable logic; File Size731KB，109 Pages; ManufacturerMicrosemi; Websitehttps://www.microsemi.com

Download Datasheet Parametric View All

A54SX32A-1TQ144M Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	A54SX32A-1TQ144M	-	-	View	Buy Now

A54SX32A-1TQ144M Overview

Field Programmable Gate Array, 2880 CLBs, 48000 Gates, 278MHz, 2880-Cell, CMOS, PQFP144, 1.40 MM HEIGHT, TQFP-144

A54SX32A-1TQ144M Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	1822045822
package instruction	1.40 MM HEIGHT, TQFP-144
Reach Compliance Code	unknown
ECCN code	3A001.A.2.C
YTEOL	0
Other features	32000 TYPICAL GATES AVAILABLE
maximum clock frequency	278 MHz
Combined latency of CLB-Max	1.1 ns
JESD-30 code	S-PQFP-G144
JESD-609 code	e0
length	20 mm
Humidity sensitivity level	3
Configurable number of logic blocks	2880
Equivalent number of gates	48000
Number of entries	113
Number of logical units	2880
Output times	113
Number of terminals	144
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	2880 CLBS, 48000 GATES
Package body material	PLASTIC/EPOXY
encapsulated code	LFQFP
Encapsulate equivalent code	QFP144,.87SQ,20
Package shape	SQUARE
Package form	FLATPACK, LOW PROFILE, FINE PITCH
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
Maximum seat height	1.6 mm
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal surface	TIN LEAD
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	QUAD
width	20 mm

Preview

Download Datasheet

View All

v5.3

SX-A Family FPGAs

u e

™

Leading-Edge Performance

•

250 MHz System Performance

350 MHz Internal Performance

•

Specifications

•

12,000 to 108,000 Available System Gates

Up to 360 User-Programmable I/O Pins

Up to 2,012 Dedicated Flip-Flops

0.22

/ 0.25

CMOS Process Technology

Features

•

Hot-Swap Compliant I/Os

Power-Up/Down Friendly (No Sequencing Required

for Supply Voltages)

66 MHz PCI Compliant

Nonvolatile, Single-Chip Solution

Configurable I/O Support for 3.3 V / 5 V PCI, 5 V

TTL, 3.3 V LVTTL, 2.5 V LVCMOS2

2.5 V, 3.3 V, and 5 V Mixed-Voltage Operation with

5 V Input Tolerance and 5 V Drive Strength

Devices Support Multiple Temperature Grades

Configurable Weak-Resistor Pull-Up or Pull-Down

for I/O at Power-Up

Individual Output Slew Rate Control

Up to 100% Resource Utilization and 100% Pin

Locking

Deterministic, User-Controllable Timing

Unique In-System Diagnostic and Verification

Capability with Silicon Explorer II

Boundary-Scan Testing in Compliance with IEEE

Standard 1149.1 (JTAG)

Actel Secure Programming Technology with

FuseLock™ Prevents Reverse Engineering and

Design Theft

Table 1 •

SX-A Product Profile

Device

Capacity

Typical Gates

System Gates

Logic Modules

Combinatorial Cells

Dedicated Flip-Flops

Maximum Flip-Flops

Maximum User I/Os

Global Clocks

Quadrant Clocks

Boundary Scan Testing

3.3 V / 5 V PCI

Input Set-Up (External)

Speed Grades

Temperature Grades

Package (by pin count)

PQFP

TQFP

PBGA

FBGA

CQFP

Notes:

1. A maximum of 512 registers is possible if all 512 C cells are used to build an additional 256 registers.

2. All –3 speed grades have been discontinued.

A54SX08A

8,000

12,000

768

512

256

512

130

Yes

0 ns

–F, Std, –1, –2

C, I, A, M

208

100, 144

–

144

–

A54SX16A

16,000

24,000

1,452

924

528

990

180

Yes

0 ns

–F, Std, –1, –2, –3

C, I, A, M

208

100, 144

–

144, 256

–

A54SX32A

32,000

48,000

2,880

1,800

1,080

1,980

249

Yes

0 ns

–F, Std, –1, –2, –3

C, I, A, M

208

100, 144, 176

329

144, 256, 484

208, 256

A54SX72A

72,000

108,000

6,036

4,024

2,012

4,024

360

Yes

0 ns

–F, Std, –1, –2, –3

C, I, A, M

208

–

256, 484

208, 256

February 2007

See the Actel website for the latest version of the datasheet.

SX-A Family FPGAs

Table of Contents

General Description

Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-1

SX-A Family Architecture . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-1

Other Architectural Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-7

Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-13

Related Documents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-14

Pin Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-15

Detailed Specifications

Operating Conditions

Electrical Specifications

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-1

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-1

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-2

Typical SX-A Standby Current

PCI Compliance for the SX-A Family . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-3

Thermal Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-11

SX-A Timing Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-14

Sample Path Calculations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-14

Output Buffer Delays . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-15

AC Test Loads . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-15

Input Buffer Delays . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-16

C-Cell Delays . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-16

Cell Timing Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-16

Timing Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-17

Temperature and Voltage Derating Factors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-17

Timing Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-18

Package Pin Assignments

208-Pin PQFP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-1

100-Pin TQFP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-5

144-Pin TQFP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-8

176-Pin TQFP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-11

329-Pin PBGA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-14

144-Pin FBGA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-18

256-Pin FBGA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-21

484-Pin FBGA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-26

Datasheet Information

List of Changes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-1

Datasheet Categories . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-3

International Traffic in Arms Regulations (ITAR) and Export Administration

Regulations (EAR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-3

v5.3

Recommended Resources

Using diodes and voltage regulator tubes to stabilize the three-terminal voltage integrated circuit_1

C523 double column vertical lathe control circuit 03

Differential retainer

Metal detector circuit diagram

800W triac dimming circuit

USB mouse circuit diagram

STM8AD value reading is inaccurate? I don't know why: I use the single scan mode for the STM8S903K3 microcontroller. I can read the changes in the AD value, but the AD value is inaccurate .Specifically, the voltage measured at the AD port is 0.65V. The t...; chen_elppa stm32/stm8

Asking for advice: AD sampling time question: The AD sampling time SampleTime ranges from 1 to 239 cycles. Does this affect the accuracy? For example, 1 cycle and 7 cycles?...; lichangjd stm32/stm8

Semi-digital control power management ICs from the United States significantly reduce the power consumption of handheld devices: National Semiconductor has announced the industry's first digitally controlled PowerWise Energy Management Unit (EMU). Battery-powered handheld consumer electronics products can use this highly integr...; zbz0529 Power technology

I have doubts about designing transformers with different topologies. Please help me.: [table=98%] [tr][td]My thoughts have been a bit unclear lately, so I want to ask some questions. In the design of switching power supply transformers: (1) Do different circuit topologies have differen...; jonny0811 Power technology

max297: [i=s] This post was last edited by dontium on 2015-1-23 11:38 [/i] Use max297 to design a low-pass filter circuit with a ring frequency of 20KHz. How to connect pin 1 to the clock frequency? I am a no...; tuxiaoli20 Analogue and Mixed Signal

Win CE Chinese input method call: When calling the Chinese input method of win ce, my program always crashes. I used the common method found on the Internet. HIMC hIMC = ImmGetContext(hWnd); ///hWnd is the current window handle POINT ...; watersondf Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components