S29GL512S12DHBV10 datasheet, PDF

Datasheet> All Categories > storage> storage> S29GL512S12DHBV10

S29GL512S12DHBV10: DescriptionNOR Flash Nor; Categorystorage storage; File Size2MB，108 Pages; ManufacturerCypress Semiconductor

Download Datasheet Parametric View All

S29GL512S12DHBV10 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	S29GL512S12DHBV10	-	-	View	Buy Now

S29GL512S12DHBV10 Overview

NOR Flash Nor

S29GL512S12DHBV10 Parametric

Parameter Name	Attribute value
Maker	Cypress Semiconductor
package instruction	LBGA,
Reach Compliance Code	compliant
ECCN code	3A991.B.1.A
Date Of Intro	2017-05-03
Maximum access time	120 ns
JESD-30 code	S-PBGA-B64
length	9 mm
memory density	536870912 bit
Memory IC Type	FLASH
memory width	8
Number of functions	1
Number of terminals	64
word count	67108864 words
character code	64000000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
organize	64MX8
Package body material	PLASTIC/EPOXY
encapsulated code	LBGA
Package shape	SQUARE
Package form	GRID ARRAY, LOW PROFILE
Parallel/Serial	PARALLEL
Programming voltage	3 V
Filter level	AEC-Q100
Maximum seat height	1.4 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	2.7 V
Nominal supply voltage (Vsup)	3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
width	9 mm

Preview

Download Datasheet

View All

S29GL01GS/S29GL512S

S29GL256S/S29GL128S

1-Gbit (128 Mbyte)/512-Mbit (64 Mbyte)/

256-Mbit (32 Mbyte)/128-Mbit (16 Mbyte),

3.0 V, GL-S Flash Memory

General Description

The Cypress

S29GL01G/512/256/128S are MirrorBit

Eclipse flash products fabricated on 65 nm process technology. These

devices offer a fast page access time as fast as 15 ns with a corresponding random access time as fast as 90 ns. They feature a

Write Buffer that allows a maximum of 256 words/512 bytes to be programmed in one operation, resulting in faster effective

programming time than standard programming algorithms. This makes these devices ideal for today’s embedded applications that

require higher density, better performance and lower power consumption.

Distinctive Characteristics



CMOS 3.0 Volt Core with Versatile I/O

65 nm MirrorBit Eclipse Technology

Single supply (V

) for read / program / erase (2.7V to 3.6V)

Versatile I/O Feature

– Wide I/O voltage range (V

): 1.65V to V

x16 data bus

Asynchronous 32-byte Page read

512-byte Programming Buffer

– Programming in Page multiples, up to a maximum of 512

bytes

Single word and multiple program on same word options

Automatic Error Checking and Correction (ECC) – internal

hardware ECC with single bit error correction

Sector Erase

– Uniform 128-kbyte sectors

Suspend and Resume commands for Program and Erase

operations

Status Register, Data Polling, and Ready/Busy pin methods

to determine device status



Advanced Sector Protection (ASP)

– Volatile and non-volatile protection methods for each

sector



Separate 1024-byte One Time Program (OTP) array with two

lockable regions



Common Flash Interface (CFI) parameter table



Temperature Range / Grade

– Industrial (-40°C to +85°C)

– Industrial Plus(-40°C to +105°C)

– Automotive, AEC-Q100 Grade 3 (-40 °C to +85 °C)

– Automotive, AEC-Q100 Grade 2 (-40 °C to +105 °C)



100,000 Program / Erase Cycles



20 Years Data Retention



Packaging Options

– 56-pin TSOP

– 64-ball LAA Fortified BGA, 13 mm × 11 mm

– 64-ball LAE Fortified BGA, 9 mm × 9 mm

– 56-ball VBU Fortified BGA, 9 mm × 7 mm



Cypress Semiconductor Corporation

Document Number: 001-98285 Rev. *P

•

198 Champion Court

•

San Jose

CA 95134-1709

•

408-943-2600

Revised March 30, 2018

S29GL01GS/S29GL512S

S29GL256S/S29GL128S

Table 1.1

S29GL-S Address Map

Type

Address within Page

Address within Write Buffer

Page

Write-Buffer-Line

Count

256

4096

256

1024 (1 Gb)

512 (512 Mb)

256 (256 Mb)

128 (128 Mb)

Addresses

A3 - A0

A7 - A0

A15 - A4

A15 - A8

Sector

MAX

- A16

The device control logic is subdivided into two parallel operating sections, the Host Interface Controller (HIC) and the Embedded

Algorithm Controller (EAC). HIC monitors signal levels on the device inputs and drives outputs as needed to complete read and write

data transfers with the host system. HIC delivers data from the currently entered address map on read transfers; places write

transfer address and data information into the EAC command memory; notifies the EAC of power transition, hardware reset, and

write transfers. The EAC looks in the command memory, after a write transfer, for legal command sequences and performs the

related Embedded Algorithms.

Changing the non-volatile data in the memory array requires a complex sequence of operations that are called Embedded

Algorithms (EA). The algorithms are managed entirely by the device internal EAC. The main algorithms perform programming and

erase of the main array data. The host system writes command codes to the flash device address space. The EAC receives the

commands, performs all the necessary steps to complete the command, and provides status information during the progress of an

EA.

The erased state of each memory bit is a logic 1. Programming changes a logic 1 (High) to a logic 0 (Low). Only an Erase operation

is able to change a 0 to a 1. An erase operation must be performed on an entire 128-kbyte aligned and length group of data call a

Sector. When shipped from Cypress all Sectors are erased.

Programming is done via a 512-byte Write Buffer. It is possible to write from 1 to 256 words, anywhere within the Write Buffer before

starting a programming operation. Within the flash memory array, each 512-byte aligned group of 512 bytes is called a Line. A

programming operation transfers volatile data from the Write Buffer to a non-volatile memory array Line. The operation is called

Write Buffer Programming.

As the device transfers each 32-byte aligned page of data that was loaded into the Write buffer to the 512-byte Flash array line,

internal logic programs an ECC Code for the Page into a portion of the memory array not visible to the host system software. The

internal logic checks the ECC information during the initial access of every array read operation. If needed, the ECC information

corrects a one bit error during the initial access time.

The Write Buffer is filled with 1’s after reset or the completion of any operation using the Write Buffer. Any locations not written to a 0

by a Write to Buffer command are by default still filled with 1’s. Any 1’s in the Write Buffer do not affect data in the memory array

during a programming operation.

As each Page of data that was loaded into the Write Buffer is transferred to a memory array Line.

Sectors may be individually protected from program and erase operations by the Advanced Sector Protection (ASP) feature set.

ASP provides several, hardware and software controlled, volatile and non-volatile, methods to select which sectors are protected

from program and erase operations.

Document Number: 001-98285 Rev. *P

Page 5 of 108

Recommended Resources

How to choose a ground resistance tester

Electromechanical Controlled Capacitor Braking Circuit

Frequency controlled switching power supply circuit diagram

Simple thyristor temperature automatic control circuit diagram

Circuit diagram of connecting zero with electrical socket

Pulse generator circuit with controllable pulse width

Has anyone successfully ported uC/OS ii to the 9B96 development board?: Has anyone successfully transplanted uC/OS ii to the 9B96 development board? Can you share it? My email address is wzpstudy@126.com. I would be very grateful....; wzp2007 Microcontroller MCU

10.1-inch capacitive screen module, STM32F429 can drive: [color=#333333][font=微软雅黑, 微软雅黑,] I have a new 10.1-inch capacitive screen module STM32F429 driver. I bought it and used it only once and left it there. I thought I wouldn't need it later, so I sold i...; 流年u7 Buy&Sell

TWS Bluetooth Headset Disassembly: TWS Bluetooth Headset DisassemblyThe TWS Bluetooth headset I bought for 19.9 is disassembled and found to be poorly made, whether it is the quality of the wire or the quality of the PCB, or the weldin...; QWE4562009 Discrete Device

Concept analysis: dBm, dBi, dBd, dB, dBc: 1. dBm dBm is a value that measures the absolute value of power, and the calculation formula is: 10lgP (power value/1mw). [Example 1] If the transmission power P is 1mw, it is 0dBm after conversion to...; JasonYoo RF/Wirelessly

I have seen questions about chipsets before.: [table=92%][tr][td]The chipset is the core component of the motherboard. If the central processing unit (CPU) is the heart of the entire computer system, then the chipset will be the trunk of the enti...; koujuan PCB Design

Help with DS18B20: DS18B20 usually needs to give a low voltage DQ=0 at the beginning;is DQ=1 required before DQ=0?Is DQ=1 required every time DS18B20 releases the bus? Or is DQ=1 a preparation for the following DQ=0?Is ...; upc_arm MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components