EEWORLDEEWORLDEEWORLD

Part Number

Search

70V3319S166PRF8

Description
SRAM 256Kx18 STD-PWR 3.3V SYNC DUAL-PORT RAM
Categorystorage    storage   
File Size238KB,23 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

70V3319S166PRF8 Online Shopping

Suppliers Part Number Price MOQ In stock  
70V3319S166PRF8 - - View Buy Now

70V3319S166PRF8 Overview

SRAM 256Kx18 STD-PWR 3.3V SYNC DUAL-PORT RAM

70V3319S166PRF8 Parametric

Parameter NameAttribute value
Brand NameIntegrated Device Technology
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codeTQFP
package instruction14 X 20 MM, 1.40 MM HEIGHT, TQFP-128
Contacts128
Manufacturer packaging codePK128
Reach Compliance Codenot_compliant
ECCN code3A991.B.2.A
Maximum access time12 ns
Other featuresPIPELINED OR FLOW-THROUGH ARCHITECTURE
Maximum clock frequency (fCLK)166 MHz
I/O typeCOMMON
JESD-30 codeR-PQFP-G128
JESD-609 codee0
length20 mm
memory density4718592 bit
Memory IC TypeDUAL-PORT SRAM
memory width18
Humidity sensitivity level3
Number of functions1
Number of ports2
Number of terminals128
word count262144 words
character code256000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize256KX18
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeLFQFP
Encapsulate equivalent codeQFP128,.63X.87
Package shapeRECTANGULAR
Package formFLATPACK, LOW PROFILE, FINE PITCH
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)225
power supply2.5/3.3,3.3 V
Certification statusNot Qualified
Maximum seat height1.6 mm
Maximum standby current0.03 A
Minimum standby current3.15 V
Maximum slew rate0.5 mA
Maximum supply voltage (Vsup)3.45 V
Minimum supply voltage (Vsup)3.15 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn85Pb15)
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width14 mm
Base Number Matches1
HIGH-SPEED 3.3V
256/128K x 18
IDT70V3319/99S
SYNCHRONOUS
DUAL-PORT STATIC RAM
WITH 3.3V OR 2.5V INTERFACE
Features:
True Dual-Port memory cells which allow simultaneous
access of the same memory location
High-speed data access
– Commercial: 3.6ns (166MHz)/4.2ns (133MHz) (max.)
– Industrial: 4.2ns (133MHz) (max.)
Selectable Pipelined or Flow-Through output mode
– Due to limited pin count PL/
FT
option is not supported
on the 128-pin TQFP package. Device is pipelined
outputs only on each port.
Counter enable and repeat features
Dual chip enables allow for depth expansion without
additional logic
Full synchronous operation on both ports
– 6ns cycle time, 166MHz operation (6Gbps bandwidth)
– Fast 3.6ns clock to data out
– 1.7ns setup to clock and 0.5ns hold on all control, data, and
address inputs @ 166MHz
– Data input, address, byte enable and control registers
– Self-timed write allows fast cycle time
Separate byte controls for multiplexed bus and bus
matching compatibility
Dual Cycle Deselect (DCD) for Pipelined Output mode
LVTTL- compatible, single 3.3V (±150mV) power supply
for core
LVTTL compatible, selectable 3.3V (±150mV) or 2.5V
(±100mV) power supply for I/Os and control signals on
each port
Industrial temperature range (-40°C to +85°C) is
available at 133MHz.
Available in a 128-pin Thin Quad Flatpack, 208-pin fine
pitch Ball Grid Array, and 256-pin Ball
Grid Array
Supports JTAG features compliant to IEEE 1149.1
– Due to limited pin count, JTAG is not supported on the
128-pin TQFP package
Green parts available, see ordering information
Functional Block Diagram
UB
L
LB
L
UB
R
LB
R
FT/PIPE
L
1/0
0a 1a
a
0b 1b
b
1b 0b
b
1a 0a
a
1/0
FT/PIPE
R
R/W
L
CE
0L
CE
1L
1
0
1/0
B
W
0
L
B
W
1
L
B B
WW
1 0
R R
1
0
1/0
R/W
R
CE
0R
CE
1R
OE
L
Dout0-8_L
Dout9-17_L
Dout0-8_R
Dout9-17_R
OE
R
1b 0b 1a 0a
0a 1a 0b 1b
0/1
,
FT/PIPE
R
FT/PIPE
L
0/1
ab
ba
256K x 18
MEMORY
ARRAY
I/O
0L
- I/O
17L
Din_L
Din_R
I/O
0R
- I/O
17R
CLK
L
A
17L(1)
A
0L
REPEAT
L
ADS
L
CNTEN
L
CLK
R
,
A
17R(1)
Counter/
Address
Reg.
ADDR_L
ADDR_R
Counter/
Address
Reg.
A
0R
REPEAT
R
ADS
R
CNTEN
R
5623 tbl 01
NOTE:
1. A
17
is a NC for IDT70V3399.
TDI
JTAG
TDO
TCK
TMS
TRST
OCTOBER 2014
DSC
5623/10
1
©2014 Integrated Device Technology, Inc.
AT89S series CPU test
It contains detailed instructions on module preparation, code downloading, program running, etc., as well as the ISPGAM.EXE installation program....
fanchen Microchip MCU
LM3S8962 Data Summary
1: Chinese manual...
daicheng Microcontroller MCU
Has anyone attended the TI ARM product (Sitara) seminar in Beijing?
Has anyone attended the TI ARM product (Sitara) seminar in Beijing? Tell us about the situation and share it~...
zheng522 Microcontroller MCU
Attention! Your ADC may be only as good as its power supply
Reposted from deyisupport [align=left][color=#000]When it comes to analog signal chains, everyone understands the importance of the input signal path. We design our systems to get the signals of inter...
maylove Analogue and Mixed Signal
C6000DSP heap and stack
stack -also known as the system stack, is used to:save the return address after a function call;allocate storage space for local variables;pass function parameters;save temporary results; heap -Some f...
fish001 DSP and ARM Processors
Expand your thinking--let your software fly
I don't know if anyone has posted this before, but I'd like to share it anyway![[i] This post was last edited by lopopo on 2010-2-26 10:27[/i]]...
umpokil Creative Market

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1684  566  2713  2726  1562  34  12  55  32  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号