EEWORLDEEWORLDEEWORLD

Part Number

Search

IS25LQ040B-JBLE

Description
Flash, 4MX1, PDSO8, 0.208 INCH, ROHS COMPLIANT, SOIC-8
Categorystorage    storage   
File Size1MB,69 Pages
ManufacturerISSI(Integrated Silicon Solution Inc.)
Websitehttp://www.issi.com/
Environmental Compliance
Download Datasheet Parametric View All

IS25LQ040B-JBLE Online Shopping

Suppliers Part Number Price MOQ In stock  
IS25LQ040B-JBLE - - View Buy Now

IS25LQ040B-JBLE Overview

Flash, 4MX1, PDSO8, 0.208 INCH, ROHS COMPLIANT, SOIC-8

IS25LQ040B-JBLE Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid8065715772
package instructionSOP,
Reach Compliance Codecompliant
ECCN codeEAR99
Factory Lead Time40 weeks
Samacsys ManufacturerIntegrated Silicon Solution Inc.
Samacsys Modified On2022-01-19 15:09:56
Maximum clock frequency (fCLK)104 MHz
JESD-30 codeS-PDSO-G8
length5.28 mm
memory density4194304 bit
Memory IC TypeFLASH
memory width1
Number of functions1
Number of terminals8
word count4194304 words
character code4000000
Operating modeSYNCHRONOUS
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
organize4MX1
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeSQUARE
Package formSMALL OUTLINE
Parallel/SerialSERIAL
Programming voltage3 V
Maximum seat height2.16 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)2.3 V
Nominal supply voltage (Vsup)3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
width5.28 mm
IS25LQ040B
IS25LQ020B
IS25LQ010B
IS25LQ512B
IS25LQ025B
4M/2M/1M/512K/256KBIT
3V QUAD SERIAL FLASH MEMORY WITH
MULTI-I/O SPI
DATA SHEET
The subnet mask obtained by EVDO dial-up is always 255.0.0.0
Under the wince5.0 platform, after dialing with the 3G\EVDO module, the dial-up connection shows "connected", but the web page cannot be opened. After a while, it prompts that the connection is lost, ...
cosmo.wu Embedded System
Dynamic power management technology based on prior knowledge
Abstract: "Dynamic power management" is a design method to reduce power consumption by dynamically allocating system resources to complete system tasks with the least components or the lowest workload...
zbz0529 Power technology
【Practical tools】Visio timing diagram drawing component
The practical method of drawing timing diagram components in Visio is very simple. Download, unzip, and then put it in a fixed location. The default search location of Visio is "D:\Users Directory\My ...
小梅哥 FPGA/CPLD
Simulating FIFO with ModelSim (Transferred)
[p=26, null, left][color=rgb(82, 82, 82)][font=Arial][size=16px]Since the simulation FIFO requires clock resources, the PLL module used in the previous article is used. In the simulation of FIFO modul...
chenzhufly FPGA/CPLD
Excuse me, why is the digital tube display not bright enough?
I use 6 common cathode digital tubes. The P1 port connects to each segment of the digital tube, and the P0 port controls the on/off of the digital tube. I have connected it like this: A 9-pin 5.1K sin...
pangxie Embedded System
I want to make a three-cell lithium battery protection circuit board
Does anyone have relevant information? . . ....
WTT001 Suggestions & Announcements

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2923  2428  2089  266  959  59  49  43  6  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号