EEWORLDEEWORLDEEWORLD

Part Number

Search

72225LB15TF

Description
FIFO 1K X 18 FIFO SYNCHRONOUS
Categorystorage    storage   
File Size153KB,16 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

72225LB15TF Online Shopping

Suppliers Part Number Price MOQ In stock  
72225LB15TF - - View Buy Now

72225LB15TF Overview

FIFO 1K X 18 FIFO SYNCHRONOUS

72225LB15TF Parametric

Parameter NameAttribute value
Brand NameIntegrated Device Technology
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Parts packaging codeTQFP
package instructionPLASTIC, STQFP-64
Contacts64
Manufacturer packaging codePP64
Reach Compliance Codenot_compliant
ECCN codeEAR99
Maximum access time10 ns
Maximum clock frequency (fCLK)66.7 MHz
period time15 ns
JESD-30 codeS-PQFP-G64
JESD-609 codee0
length10 mm
memory density18432 bit
Memory IC TypeOTHER FIFO
memory width18
Humidity sensitivity level3
Number of functions1
Number of terminals64
word count1024 words
character code1000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize1KX18
ExportableYES
Package body materialPLASTIC/EPOXY
encapsulated codeLFQFP
Encapsulate equivalent codeQFP64,.47SQ,20
Package shapeSQUARE
Package formFLATPACK, LOW PROFILE, FINE PITCH
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)240
power supply5 V
Certification statusNot Qualified
Maximum seat height1.6 mm
Maximum standby current0.005 A
Maximum slew rate0.06 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn85Pb15)
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature20
width10 mm
Base Number Matches1
CMOS SyncFIFO
TM
256 x 18, 512 x 18, 1,024 x 18,
2,048 x 18, and 4,096 x 18
IDT72205LB, IDT72215LB,
IDT72225LB, IDT72235LB,
IDT72245LB
LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018
FEATURES:
256 x 18-bit organization array (IDT72205LB)
512 x 18-bit organization array (IDT72215LB)
1,024 x 18-bit organization array (IDT72225LB)
2,048 x 18-bit organization array (IDT72235LB)
4,096 x 18-bit organization array (IDT72245LB)
10 ns read/write cycle time
Empy and Full flags signal FIFO status
Easy expandable in depth and width
Asynchronous or coincident read and write clocks
Programmable Almost-Empty and Almost-Full flags with
default settings
Half-Full flag capability
Dual-Port zero fall-through time architecture
Output enable puts output data bus in high-impedence state
High-performance submicron CMOS technology
Available in a 64-lead thin quad flatpack (TQFP/STQFP)
and plastic leaded chip carrier (PLCC)
°
°
Industrial temperature range (–40°C to +85°C) is available
Green parts available, see ordering information
DESCRIPTION:
write controls. These FIFOs are applicable for a wide variety of data buffering
needs, such as optical disk controllers, Local Area Networks (LANs), and
interprocessor communication.
These FIFOs have 18-bit input and output ports. The input port is controlled
by a free-running clock (WCLK), and an input enable pin (WEN). Data is read
into the synchronous FIFO on every clock when
WEN
is asserted. The output
port is controlled by another clock pin (RCLK) and another enable pin (REN).
The read clock can be tied to the write clock for single clock operation or the
two clocks can run asynchronous of one another for dual-clock operation. An
Output Enable pin (OE) is provided on the read port for three-state control of
the output.
The synchronous FIFOs have two fixed flags, Empty (EF) and Full (FF),
and two programmable flags, Almost-Empty (PAE) and Almost-Full (PAF). The
offset loading of the programmable flags is controlled by a simple state machine,
and is initiated by asserting the Load pin (LD). A Half-Full flag (HF) is available
when the FIFO is used in a single device configuration.
These devices are depth expandable using a Daisy-Chain technique. The
XI
and
XO
pins are used to expand the FIFOs. In depth expansion configu-
ration, First Load (FL) is grounded on the first device and set to HIGH for all
other devices in the Daisy Chain.
The IDT72205LB/72215LB/72225LB/72235LB/72245LB is fabricated
using high-speed submicron CMOS technology.
The IDT72205LB/72215LB/72225LB/72235LB/72245LB are very high
speed, low-power First-In, First-Out (FIFO) memories with clocked read and
FUNCTIONAL BLOCK DIAGRAM
WCLK
D0-D17
INPUT REGISTER
OFFSET REGISTER
WRITE CONTROL
LOGIC
WRITE POINTER
RAM ARRAY
256 x 18, 512 x 18
1,024 x 18, 2,048 x 18
4,096 x 18
FLAG
LOGIC
/(
READ POINTER
READ CONTROL
LOGIC
)
(
)/
EXPANSION LOGIC
OUTPUT REGISTER
RESET LOGIC
Q0-Q17
RCLK
2766 drw 01
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. SyncFIFO is a trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1
NOVEMBER 2017
DSC-2766/4
©2017
Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
Found that the function was called multiple times! ! ! Urgent
I use a single-chip microcomputer F149. In the program, I found that a screen display function that was only used once was called multiple times. Please analyze it for me. I think it is caused by Time...
qingrong668 Microcontroller MCU
Famous quotes from Bernard Shaw
I'm planning to study George Bernard Shaw recently..... I'll post some of his remarks first: ● A fool will always find someone more foolish who admires him. ● A person with faith can turn the small in...
shuangshumei Talking
[DIY] Old mechanical keyboard converted to USB, QWERTY/Dvorak one-click switch
[i=s]This post was last edited by cruelfox on 2016-8-2 12:16[/i] The idea of this DIY project has been around for a long time, and now it has finally been achieved. To reflect the characteristics of "...
cruelfox DIY/Open Source Hardware
Welcome to the MCU moderator
Welcome to the MCU moderator...
yanmei MCU
Recruiting embedded development engineers---Shanghai
Recruitment requirements: Position: Embedded Design Engineer 1.Bachelor degree in electronics, instrumentation, electromechanics, telecommunications and other related majors 2.Familiar with 8- bit and...
likuoy007 Recruitment
Power supply technology requirements for electronic transformers
The requirements of power supply technology for electronic transformers, like all products as commodities, are to pursue the best performance-price ratio in completing . Sometimes it may focus on pric...
zbz0529 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 425  1138  2738  2914  2916  9  23  56  59  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号