LCMXO3LF-2100C-6BG324C datasheet, PDF

Datasheet> All Categories > semiconductor> Programmable logic devices> LCMXO3LF-2100C-6BG324C

LCMXO3LF-2100C-6BG324C: DescriptionFPGA - Field Programmable Gate Array 2112 LUTs; Categorysemiconductor Programmable logic devices; File Size2MB，91 Pages; ManufacturerLattice; Websitehttp://www.latticesemi.com; Environmental Compliance

Download Datasheet Parametric View All

LCMXO3LF-2100C-6BG324C Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	LCMXO3LF-2100C-6BG324C	-	-	View	Buy Now

LCMXO3LF-2100C-6BG324C Overview

FPGA - Field Programmable Gate Array 2112 LUTs

LCMXO3LF-2100C-6BG324C Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	Lattice
Product Category	FPGA - Field Programmable Gate Array
RoHS	Details
Product	MachXO3LF
Number of Logic Elements	2112
Number of Logic Array Blocks - LABs	264
Number of I/Os	279 I/O
Operating Supply Voltage	2.5 V/3.3 V
Minimum Operating Temperature	0 C
Maximum Operating Temperature	+ 85 C
Mounting Style	SMD/SMT
Package / Case	BGA-324
Data Rate	900 Mb/s
Distributed RAM	16 kbit
Embedded Block RAM - EBR	74 kbit
Maximum Operating Frequency	400 MHz
Moisture Sensitive	Yes
Factory Pack Quantity	126

Preview

Download Datasheet

View All

MachXO3™ Family

Data Sheet

FPGA-DS-02032-2.1

March 2018

MachXO3™ Family

Data Sheet

Contents

Acronyms in This Document .................................................................................................................................................6

1. Introduction ..................................................................................................................................................................7

Features ...............................................................................................................................................................8

1.1.1. Solutions .........................................................................................................................................................8

1.1.2. Flexible Architecture .......................................................................................................................................8

1.1.3. Advanced Packaging .......................................................................................................................................8

1.1.4. Pre-Engineered Source Synchronous I/O ........................................................................................................8

1.1.5. High Performance, Flexible I/O Buffer ............................................................................................................8

1.1.6. Flexible On-Chip Clocking................................................................................................................................8

1.1.7. Non-volatile, Multi-time Programmable .........................................................................................................8

1.1.8. TransFR Reconfiguration .................................................................................................................................8

1.1.9. Enhanced System Level Support .....................................................................................................................8

1.1.10.

Applications ................................................................................................................................................8

1.1.11.

Low Cost Migration Path ............................................................................................................................8

2. Architecture ................................................................................................................................................................10

Architecture Overview ......................................................................................................................................10

PFU Blocks .........................................................................................................................................................12

2.2.1. Slices .............................................................................................................................................................12

2.2.2. Modes of Operation ......................................................................................................................................14

2.2.3. RAM Mode ....................................................................................................................................................14

2.2.4. ROM Mode ....................................................................................................................................................14

Routing ..............................................................................................................................................................15

Clock/Control Distribution Network...................................................................................................................15

2.4.1. sysCLOCK Phase Locked Loops (PLLs)............................................................................................................17

sysMEM Embedded Block RAM Memory ..........................................................................................................20

2.5.1. sysMEM Memory Block ................................................................................................................................20

2.5.2. Bus Size Matching .........................................................................................................................................20

2.5.3. RAM Initialization and ROM Operation ........................................................................................................20

2.5.4. Memory Cascading .......................................................................................................................................20

2.5.5. Single, Dual, Pseudo-Dual Port and FIFO Modes ..........................................................................................21

2.5.6. FIFO Configuration ........................................................................................................................................22

2.5.7. Memory Core Reset ......................................................................................................................................22

2.5.8. EBR Asynchronous Reset ..............................................................................................................................23

Programmable I/O Cells (PIC) ............................................................................................................................24

PIO .....................................................................................................................................................................26

2.7.1. Input Register Block ......................................................................................................................................26

2.7.2. Output Register Block ...................................................................................................................................26

2.7.3. Tri-state Register Block .................................................................................................................................27

Input Gearbox ...................................................................................................................................................27

Output Gearbox.................................................................................................................................................29

sysIO Buffer .......................................................................................................................................................31

2.10.1.

Typical I/O Behavior during Power-up......................................................................................................31

2.10.2.

Supported Standards ................................................................................................................................31

2.10.3.

sysIO Buffer Banks ....................................................................................................................................33

Hot Socketing ....................................................................................................................................................34

On-chip Oscillator ..............................................................................................................................................34

Embedded Hardened IP Functions ....................................................................................................................34

2.13.1.

Hardened I

C IP Core ................................................................................................................................35

2.13.2.

Hardened SPI IP Core ................................................................................................................................36

2.13.3.

Hardened Timer/Counter .........................................................................................................................38

User Flash Memory (UFM) ................................................................................................................................39

Standby Mode and Power Saving Options ........................................................................................................39

www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02032-2.1

MachXO3™ Family

Data Sheet

Power On Reset ................................................................................................................................................. 40

Configuration and Testing ................................................................................................................................. 41

2.17.1.

IEEE 1149.1-Compliant Boundary Scan Testability ................................................................................... 41

2.17.2.

Device Configuration ................................................................................................................................ 41

TraceID .............................................................................................................................................................. 43

Density Shifting ................................................................................................................................................. 43

3. DC and Switching Characteristics ............................................................................................................................... 44

Absolute Maximum Rating ................................................................................................................................ 44

Recommended Operating Conditions ............................................................................................................... 44

Power Supply Ramp Rates ................................................................................................................................ 44

Power-On-Reset Voltage Levels ........................................................................................................................ 45

Hot Socketing Specifications ............................................................................................................................. 45

Programming/Erase Specifications ................................................................................................................... 45

ESD Performance .............................................................................................................................................. 46

DC Electrical Characteristics .............................................................................................................................. 46

Static Supply Current – C/E Devices .................................................................................................................. 47

Programming and Erase Supply Current – C/E Devices ..................................................................................... 48

sysIO Recommended Operating Conditions....................................................................................................... 49

sysIO Single-Ended DC Electrical Characteristics ............................................................................................... 50

sysIO Differential Electrical Characteristics ....................................................................................................... 51

3.13.1.

LVDS.......................................................................................................................................................... 51

3.13.2.

LVDS Emulation ........................................................................................................................................ 51

3.13.3.

BLVDS ....................................................................................................................................................... 52

3.13.4.

LVPECL....................................................................................................................................................... 53

3.13.5.

MIPI D-PHY Emulation .............................................................................................................................. 54

Typical Building Block Function Performance – C/E Devices

........................................................................... 57

3.14.1.

Pin-to-Pin Performance (LVCMOS25 12 mA Drive) .................................................................................. 57

3.14.2.

Register-to-Register Performance ............................................................................................................ 57

Derating Logic Timing ........................................................................................................................................ 57

Maximum sysIO Buffer Performance ................................................................................................................ 58

MachXO3L/LF External Switching Characteristics – C/E Devices ...................................................................... 59

sysCLOCK PLL Timing ......................................................................................................................................... 64

NVCM/Flash Download Time ............................................................................................................................ 66

JTAG Port Timing Specifications ........................................................................................................................ 66

sysCONFIG Port Timing Specifications .............................................................................................................. 68

C Port Timing Specifications ........................................................................................................................... 69

SPI Port Timing Specifications ........................................................................................................................... 69

Switching Test Conditions ................................................................................................................................. 69

4. Signal Descriptions...................................................................................................................................................... 70

Pin Information Summary ................................................................................................................................. 72

5. MachXO3 Part Number Description ........................................................................................................................... 77

6. Ordering Information ................................................................................................................................................. 78

MachXO3L Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging ...... 78

MachXO3LF Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging .... 81

References .......................................................................................................................................................................... 85

Revision History .................................................................................................................................................................. 86

www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02032-2.1

MachXO3™ Family

Data Sheet

Figures

Figure 2.1. Top View of the MachXO3L/LF-1300 Device ....................................................................................................10

Figure 2.2. Top View of the MachXO3L/LF-4300 Device ....................................................................................................11

Figure 2.3. PFU Block Diagram ............................................................................................................................................12

Figure 2.4. Slice Diagram ....................................................................................................................................................13

Figure 2.5. Primary Clocks for MachXO3L/F Devices ..........................................................................................................16

Figure 2.6. Secondary High Fanout Nets for MachXO3L/F Devices ....................................................................................17

Figure 2.7. PLL Diagram ......................................................................................................................................................18

Figure 2.8. sysMEM Memory Primitives .............................................................................................................................21

Figure 2.9. Memory Core Reset ..........................................................................................................................................23

Figure 2.10. EBR Asynchronous Reset (Including GSR) Timing Diagram .............................................................................23

Figure 2.11. Group of Four Programmable I/O Cells ..........................................................................................................25

Figure 2.12. Sentry Output Register Block Diagram (PIO on the Left, Top and Bottom Edges) ..........................................27

Figure 2.13. Input Gearbox .................................................................................................................................................28

Figure 2.14. Output Gearbox ..............................................................................................................................................30

Figure 2.15. MachXO3L/LF-1300 in 256 Ball Packages, MachXO3L/LF-2100, MachXO3L/LF-4300, MachXO3L/LF-6900 and

MachXO3L/LF-9400 Banks IO Banks ...................................................................................................................................33

Figure 2.16. MachXO3L/LF-640 and MachXO3L/LF-1300 Banks.........................................................................................33

Figure 2.17. Embedded Function Block Interface ...............................................................................................................35

Figure 2.18. I

C Core Block Diagram ...................................................................................................................................35

Figure 2.19. SPI Core Block Diagram ...................................................................................................................................37

Figure 2.20. Timer/Counter Block Diagram ........................................................................................................................38

Figure 3.1. LVDS Using External Resistors (LVDS25E) .........................................................................................................51

Figure 3.2. BLVDS Multi-point-Output Example .................................................................................................................52

Figure 3.3. Differential LVPECL ...........................................................................................................................................53

Figure 3.4. MIPI D-PHY Input Using External Resistors .......................................................................................................54

Figure 3.5. MIPI D-PHY Output Using External Resistors ....................................................................................................55

Figure 3.6.Receiver GDDR71_RX. Waveforms ....................................................................................................................64

Figure 3.7. Transmitter GDDR71_TX. Waveforms ..............................................................................................................64

Figure 3.8. JTAG Port Timing Waveforms ...........................................................................................................................67

Figure 3.9. Output Test Load, LVTTL and LVCMOS Standards ............................................................................................69

Tables

Table 1.1. MachXO3L/LF Family Selection Guide .................................................................................................................9

Table 2.1. Resources and Modes Available per Slice ..........................................................................................................12

Table 2.2. Slice Signal Descriptions .....................................................................................................................................13

Table 2.3. Number of Slices Required For Implementing Distributed RAM .......................................................................14

Table 2.4. PLL Signal Descriptions .......................................................................................................................................19

Table 2.5. sysMEM Block Configurations ............................................................................................................................20

Table 2.6. EBR Signal Descriptions ......................................................................................................................................21

Table 2.7. Programmable FIFO Flag Ranges ........................................................................................................................22

Table 2.8. PIO Signal List .....................................................................................................................................................26

Table 2.9. Input Gearbox Signal List ....................................................................................................................................27

Table 2.10. Output Gearbox Signal List ...............................................................................................................................29

Table 2.11. Supported Input Standards...............................................................................................................................32

Table 2.12. Supported Output Standards............................................................................................................................32

Table 2.13. Available MCLK Frequencies ............................................................................................................................34

Table 2.14. I

C Core Signal Description ...............................................................................................................................36

Table 2.15. SPI Core Signal Description ..............................................................................................................................37

www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02032-2.1

MachXO3™ Family

Data Sheet

Table 2.16. Timer/Counter Signal Description .................................................................................................................... 39

Table 2.17. MachXO3L/LF Power Saving Features Description .......................................................................................... 40

Table 3.1. Absolute Maximum Rating

1,2,3

........................................................................................................................... 44

Table 3.2. Recommended Operating Conditions

.............................................................................................................. 44

Table 3.3. Power Supply Ramp Rates

................................................................................................................................ 44

Table 3.4. Power-On Reset Voltage Levels

1,2,3,4,5

................................................................................................................ 45

Table 3.5. Hot Socketing Specifications

1,2,3

......................................................................................................................... 45

Table 3.6. Programming/Erase Specifications .................................................................................................................... 45

Table 3.7. Static Supply Current – C/E Devices

1,2,3,6

............................................................................................................ 47

Table 3.8. Programming and Erase Supply Current – C/E Devices

1,2,3,4

.............................................................................. 48

Table 3.9. sysIO Recommended Operating Conditions ...................................................................................................... 49

Table 3.10. sysIO Single-Ended DC Electrical Charateristics

1,2

............................................................................................ 50

Table 3.11. LVDS25E DC Conditions.................................................................................................................................... 52

Table 3.12. BLVDS DC Condition

........................................................................................................................................ 53

Table 3.13. LVPECL DC Conditions ...................................................................................................................................... 54

Table 3.14. MIPI DC Conditions

......................................................................................................................................... 55

Table 3.15. MIPI D-PHY Output DC Conditions

.................................................................................................................. 56

Table 3.16. MachXO3L/LF External Switching Characteristics – C/E Devices

1,2,3,4,5,6,10

....................................................... 59

Table 3.17. NVCM/Flash Download Time

1,2,3

...................................................................................................................... 66

Table 3.18. sysCONFIG Port Timing Specifications ............................................................................................................. 68

Table 3.19. I

C Port Timing Specification

1,2

......................................................................................................................... 69

Table 3.20. SPI Port Timing Specifications .......................................................................................................................... 69

Table 3.21. Test Fixture Required Components, Non-Terminated Interfaces .................................................................... 69

Table 4.1. Signal Descriptions ............................................................................................................................................. 70

Table 4.2. MachXO3L/LF-9400C.......................................................................................................................................... 76

www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02032-2.1

Recommended Resources

Automatic egg turning controller circuit

Narrow narrowband frequency regulator circuit using XR-2208 and XR-2213

Single cell 5V solar power supply circuit

Toy police car circuit that can avoid obstacles

time measurement circuit

A comprehensive protection circuit using the principle of UCE increase when IGBT is short-circuited and current sensor detection

Urgently looking for a C program for 51 single-chip microcomputer motor speed measurement and display: Looking for a C program for 51 single-chip motor speed measurement and display...; xlls 51mcu

Dynamic macro keyboard with e-ink display: [i=s]This post was last edited by dcexpert on 2022-3-4 09:14[/i]Sebastian Staacks built a dynamically assignable macro keyboard with an e-ink screen. The meaning of each of its buttons changes dependi...; dcexpert MicroPython Open Source section

Show the WEBENCH design process + a 3.3V0.5A, 5V0.5A and op amp ±15V power supply system solution: [i=s]This post was last edited by qwqwqw2088 on 2014-7-26 22:09[/i] 1. Design: A 3.3V0.5A, 5V0.5A and op amp ±15V power supply system. Requirements: Input 18V-32V, output DC 3.3V0.5A, 5V0.5A, ±15V 0.8...; qwqwqw2088 Analogue and Mixed Signal

What is the lrk file used for in the MPLAB project?: What is the .lrk file in the MPLAB project used for? Does the assembler need a header file?...; huangfeng1990 Microchip MCU

Industry's Smallest Package Low Voltage Analog Switch Saves: ON Semiconductor has introduced three new low-resistance analog switches for portable and wireless audio applications. Available in lead-free thin QFN/thin DFN packages, these 6-, 10- and 16-pin devic...; fighting Power technology

Why can't some Android source code be compiled separately?: [i=s] This post was last edited by Wince.Android on 2015-4-14 14:54 [/i] Delete the so file produced by hardware/libhardware_legacy/wifi/./out/target/product/smdk210/obj/lib/libnetutils.so ./out/targe...; Wince.Android Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components