CY7C1470BV33
CY7C1472BV33
CY7C1474BV33
72-Mbit (2M × 36/4M × 18/1M × 72)
Pipelined SRAM with NoBL™ Architecture
72-Mbit (2M × 36/4M × 18/1M × 72) Pipelined SRAM with NoBL™ Architecture
Features
■
■
Functional Description
The CY7C1470BV33, CY7C1472BV33, and CY7C1474BV33
are 3.3 V, 2M × 36/4M × 18/1M × 72 Synchronous pipelined burst
SRAMs with No Bus Latency™ (NoBL™) logic, respectively.
They are designed to support unlimited true back-to-back read
or write operations with no wait states. The CY7C1470BV33,
CY7C1472BV33, and CY7C1474BV33 are equipped with the
advanced (NoBL) logic required to enable consecutive read or
write operations with data being transferred on every clock cycle.
This feature dramatically improves the throughput of data in
systems that require frequent read or write transitions. The
CY7C1470BV33, CY7C1472BV33, and CY7C1474BV33 are pin
compatible and functionally equivalent to ZBT devices.
All synchronous inputs pass through input registers controlled by
the rising edge of the clock. All data outputs pass through output
registers controlled by the rising edge of the clock. The clock
input is qualified by the Clock Enable (CEN) signal, which when
deasserted suspends operation and extends the previous clock
cycle.
Write operations are controlled by the Byte Write Selects
(BW
a
–BW
d
for
CY7C1470BV33,
BW
a
–BW
b
for
CY7C1472BV33, and BW
a
–BW
h
for CY7C1474BV33) and a
Write Enable (WE) input. All writes are conducted with on-chip
synchronous self timed write circuitry.
Three synchronous Chip Enables (CE
1
, CE
2
, CE
3
) and an
asynchronous Output Enable (OE) provide for easy bank
selection and output tri-state control. To avoid bus contention,
the output drivers are synchronously tri-stated during the data
portion of a write sequence.
For a complete list of related documentation, click
here.
Pin-compatible and functionally equivalent to ZBT™
Supports 250 MHz bus operations with zero wait states
❐
Available speed grades are 250, 200, and 167 MHz
Internally self timed output buffer control to eliminate the need
to use asynchronous OE
Fully registered (inputs and outputs) for pipelined operation
Byte Write capability
Single 3.3 V power supply
3.3 V/2.5 V I/O power supply
Fast clock-to-output time
❐
3.0 ns (for 250 MHz device)
Clock Enable (CEN) pin to suspend operation
Synchronous self timed writes
CY7C1470BV33,
CY7C1472BV33
available
in
JEDEC-standard Pb-free 100-pin TQFP, Pb-free and
non-Pb-free 165-ball FBGA package. CY7C1474BV33
available in Pb-free and non-Pb-free 209-ball FBGA package
IEEE 1149.1 JTAG Boundary Scan compatible
Burst capability – linear or interleaved burst order
“ZZ” Sleep Mode option and Stop Clock option
■
■
■
■
■
■
■
■
■
■
■
■
Selection Guide
Description
Maximum Access Time
Maximum Operating Current
Maximum CMOS Standby Current
250 MHz
3.0
500
120
200 MHz
3.0
500
120
167 MHz
3.4
450
120
Unit
ns
mA
mA
Cypress Semiconductor Corporation
Document Number: 001-15031 Rev. *O
•
198 Champion Court
•
San Jose
,
CA 95134-1709
•
408-943-2600
Revised February 7, 2018
CY7C1470BV33
CY7C1472BV33
CY7C1474BV33
Contents
Pin Configurations ........................................................... 5
Pin Definitions .................................................................. 8
Functional Overview ........................................................ 9
Single Read Accesses ................................................ 9
Burst Read Accesses .................................................. 9
Single Write Accesses ................................................. 9
Burst Write Accesses ................................................ 10
Sleep Mode ............................................................... 10
Interleaved Burst Address Table ............................... 10
Linear Burst Address Table ....................................... 10
ZZ Mode Electrical Characteristics ............................ 10
Truth Table ...................................................................... 11
Partial Write Cycle Description ..................................... 12
IEEE 1149.1 Serial Boundary Scan (JTAG) .................. 13
Disabling the JTAG Feature ...................................... 13
Test Access Port (TAP) ............................................. 13
PERFORMING A TAP RESET .................................. 13
TAP REGISTERS ...................................................... 13
TAP Instruction Set ................................................... 14
TAP Controller State Diagram ....................................... 15
TAP Controller Block Diagram ...................................... 16
TAP Timing ...................................................................... 17
TAP AC Switching Characteristics ............................... 18
3.3 V TAP AC Test Conditions ....................................... 19
3.3 V TAP AC Output Load Equivalent ......................... 19
2.5 V TAP AC Test Conditions ....................................... 19
2.5 V TAP AC Output Load Equivalent ......................... 19
TAP DC Electrical Characteristics
and Operating Conditions ............................................. 19
Identification Register Definitions ................................ 20
Scan Register Sizes ....................................................... 20
Identification Codes ....................................................... 20
Boundary Scan Exit Order ............................................. 21
Boundary Scan Exit Order ............................................. 21
Boundary Scan Exit Order ............................................. 22
Maximum Ratings ........................................................... 23
Operating Range ............................................................. 23
Neutron Soft Error Immunity ......................................... 23
Electrical Characteristics ............................................... 23
Capacitance .................................................................... 25
Thermal Resistance ........................................................ 25
AC Test Loads and Waveforms ..................................... 25
Switching Characteristics .............................................. 26
Switching Waveforms .................................................... 27
Ordering Information ...................................................... 29
Ordering Code Definitions ......................................... 29
Package Diagrams .......................................................... 30
Acronyms ........................................................................ 33
Document Conventions ................................................. 33
Units of Measure ....................................................... 33
Document History Page ................................................. 34
Sales, Solutions, and Legal Information ...................... 35
Worldwide Sales and Design Support ....................... 35
Products .................................................................... 35
PSoC® Solutions ...................................................... 35
Cypress Developer Community ................................. 35
Technical Support ..................................................... 35
Document Number: 001-15031 Rev. *O
Page 4 of 35
京公网安备 11010802033920号
EEWORLD
