EEWORLDEEWORLDEEWORLD

Part Number

Search

10AX027E4F29E3LG

Description
FPGA - Field Programmable Gate Array Arria 10 GX 270 FPGA
Categorysemiconductor    Programmable logic devices   
File Size391KB,43 Pages
ManufacturerIntel
Websitehttp://www.intel.com/
Environmental Compliance
Download Datasheet Parametric View All

10AX027E4F29E3LG Online Shopping

Suppliers Part Number Price MOQ In stock  
10AX027E4F29E3LG - - View Buy Now

10AX027E4F29E3LG Overview

FPGA - Field Programmable Gate Array Arria 10 GX 270 FPGA

10AX027E4F29E3LG Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIntel
Product CategoryFPGA - Field Programmable Gate Array
Shipping RestrictionsThis product may require additional documentation to export from the United States.
RoHSDetails
Package / CaseFBGA-780
PackagingTray
Moisture SensitiveYes
Factory Pack Quantity1
Intel
®
Arria
®
10 Device Overview
Subscribe
Send Feedback
A10-OVERVIEW | 2018.04.09
Latest document on the web:
PDF
|
HTML
What is the range of the current sink of the DSP input pin?
What is the range of the current sink of the DSP input pin?...
安_然 DSP and ARM Processors
SQL Server Compact 3.5+wince development, now encounter a problem
I am a newbie who just started to develop wince. Now I have a question that seems very simple to many veterans. I want to ask. According to the method of MSDN, I dragged the sdf file on the wince form...
nean030588 Embedded System
[USB-KW41Z] Kinetis Protocol Analyzer Adapter driver blue screen
[i=s] This post was last edited by allenliu on 2017-8-4 10:32 [/i] Install Kinetis Protocol Analyzer on Windows Adapter([url=http://www.nxp.com/products/microcontrollers-and-processors/more-processors...
allenliu NXP MCU
Freescale coldfire development board debugging completed
It uses Freescale's recently launched one-stop connection solution MCF52259, 80MHZ main frequency, belonging to the v2 core of the coldfire processor series. It is a low-end to mid-end transition prod...
bluehacker NXP MCU
Verilog HDL arbitrary integer division
//Any integer multiple frequency divider module CLK_Division(CLK_In,CLK_In_N,CLK_Out);input CLK_In;input [31:0] CLK_In_N;output CLK_Out;reg CLK_Out;reg [31:0] CLK_Count;reg [31:0] CLK_Count_H; //Frequ...
eeleader FPGA/CPLD
About WINCE power management
How can I calculate the total charging time of the battery after it is fully charged (0%--100%)?...
huangruihua Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 578  1542  380  1236  1805  12  32  8  25  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号