TS507
High precision rail-to-rail operational amplifier
Datasheet
-
production data
Applications
Pin connections (top view)
•
Battery-powered applications
•
Portable devices
Output
VDD
Non Inverting Input
1
2
3
4
Inverting Input
5
VCC
•
Signal conditioning
•
Medical instrumentation
Description
The TS507 is a high performance rail-to-rail
input/output amplifier with very low offset voltage.
This amplifier uses a new trimming technique that
yields ultra low offset voltages without any need
for external zeroing.
The circuit offers very stable electrical
characteristics over the entire supply voltage
range, and is particularly intended for automotive
and industrial applications.
The TS507 is housed in the space-saving 5-pin
SOT23 package, making it well suited for battery-
powered systems. This micropackage simplifies
the PC board design because of its ability to be
placed in small spaces (external dimensions are
2.8 mm x 2.9 mm).
SOT23-5
N.C.
Inverting Input
Non Inverting Input
VDD
1
2
3
4
_
+
8
7
6
5
N.C.
VCC
Output
N.C.
SO-8
Features
•
Ultra low offset voltage: 25 µV typ, 100 µV max
•
Rail-to-rail input/output voltage swing
•
Operates from 2.7 V to 5.5 V
•
High speed: 1.9 MHz
•
45° phase margin with 100 pF
•
Low consumption: 0.8 mA at 2.7 V
•
Very large signal voltage gain: 131 dB
•
High-power supply rejection ratio: 105 dB
•
Very high ESD protection 5kV (HBM)
•
Latchup immunity
•
Available in SOT23-5 micropackage
•
Automotive qualification
March 2013
This is information on a product in full production.
DocID10958 Rev 6
1/20
www.st.com
20
Contents
TS507
Contents
1
2
3
Absolute maximum ratings and operating conditions . . . . . . . . . . . . . 3
Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Application note . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
3.1
3.2
Out-of-the-loop compensation technique . . . . . . . . . . . . . . . . . . . . . . . . . 15
In-the-loop-compensation technique . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
4
Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
4.1
4.2
SOT23-5 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
SO-8 package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
5
6
Ordering information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
2/20
DocID10958 Rev 6
TS507
Absolute maximum ratings and operating conditions
1
Absolute maximum ratings and operating conditions
Table 1. Absolute maximum ratings (AMR)
Symbol
V
CC
V
id
V
in
T
stg
R
thja
Supply voltage
(1)
Differential input voltage
(2)
Input voltage
(3)
Storage temperature
Thermal resistance junction to ambient
(4)(5)
SOT23-5
SO-8
Thermal resistance junction to case
SOT23-5
SO-8
Maximum junction temperature
HBM: human body model
(6)
ESD
MM: machine model
(7)
CDM: charged device model
(8)
Latchup immunity
1. Value with respect to V
DD
pin.
2. Differential voltages are the non-inverting input terminal with respect to the inverting input terminal.
3. V
CC
-V
in
and V
in
must not exceed 6 V.
4. Short-circuits can cause excessive heating and destructive dissipation.
5. R
thja/c
are typical values.
6. Human body model: A 100 pF capacitor is charged to the specified voltage, then discharged through a
1.5 kΩ resistor between two pins of the device. This is done for all couples of connected pin combinations
while the other pins are floating.
7. Machine model: A 200 pF capacitor is charged to the specified voltage, then discharged directly between
two pins of the device with no external series resistor (internal resistor < 5
Ω).
This is done for all couples of
connected pin combinations while the other pins are floating.
8. Charged device model: all pins and the package are charged together to the specified voltage and then
discharged directly to the ground through only one pin. This is done for all pins.
Parameter
Value
6
±2.5
V
DD
-0.3 to V
CC
+0.3
-65 to +150
250
125
81
40
150
5
300
2
class A
Unit
V
°C
°C/W
R
thjc
T
j
°C
kV
V
kV
Table 2. Operating conditions
Symbol
V
CC
V
icm
V
id
T
oper
Supply voltage
(1)
Common mode input voltage range
Differential input voltage
(2)
Operating free air temperature range
TS507C
TS507I
Parameter
Value
2.7 to 5.5
V
DD
to V
CC
±2.5
0 to +85
-40 to +125
°C
V
Unit
1. Value with respect to V
DD
pin.
2. Differential voltages are the non-inverting input terminal with respect to the inverting input terminal.
DocID10958 Rev 6
3/20
Electrical characteristics
TS507
2
Electrical characteristics
Table 3. Electrical characteristics at V
CC
= +5 V, V
DD
= 0 V, V
icm
= V
CC
/2, T
amb
= 25 °C,
R
L
connected to V
CC
/2 (unless otherwise specified)
(1)
Symbol
DC performance
Parameter
Conditions
Min.
Typ.
Max.
Unit
V
io
Input offset voltage
(2)
V
icm
= 0 to 3.8 V, T=25 °C
TS507C full temperature range
TS507I full temperature range
V
icm
= 0 V to 5 V, T=25 °C
TS507C full temperature range
TS507I full temperature range
T
min
< T
op
< T
max
T = 25 °C
TS507C full temperature range
TS507I full temperature range
T = 25 °C
TS507C full temperature range
TS507I full temperature range
V
icm
from 0 V to 3.8 V, T=25 °C
TS507C full temperature range
TS507I full temperature range
V
icm
from 0 V to 5 V
94
94
91
25
100
250
400
450
550
750
µV
ΔV
io
/Δt
I
ib
V
io
drift vs. temperature
Input bias current
1
8
70
75
110
25
35
50
µV/°C
2
nA
I
io
Input offset current
115
CMRR
Common mode rejection ratio
20 log (ΔV
icm
/ΔV
io
)
96
91
90
89
99
98
105
dB
PSRR
Power supply rejection ratio
20 log (ΔV
CC
/ΔV
io
)
V
CC
from 2.7 V to 5.5 V,
V
icm
=V
cc
/2, T=25 °C
TS507C full temperature range
TS507I full temperature range
R
L
= 10 kΩ, V
out
= 0.5 V to 4.5 V
Full temperature range
R
L
= 600Ω, T=25°C
TS507C full temperature range
TS507I full temperature range
R
L
= 10 kΩ, T=25 °C
Full temperature range
R
L
= 600
Ω,
T=25 °C
TS507C full temperature range
TS507I full temperature range
R
L
= 10 kΩ, T=25 °C
Full temperature range
A
vd
Large signal voltage gain
131
67
95
110
120
15
15
90
110
125
15
15
V
CC
-V
OH
High level output voltage drop
4
64
mV
V
OL
Low level output voltage
4
4/20
DocID10958 Rev 6
TS507
Electrical characteristics
Table 3. Electrical characteristics at V
CC
= +5 V, V
DD
= 0 V, V
icm
= V
CC
/2, T
amb
= 25 °C,
R
L
connected to V
CC
/2 (unless otherwise specified)
(1)
(continued)
Symbol
I
sink
I
out
I
source
Parameter
Conditions
V
out
= V
CC,
V
id
=-1 V, T=25 °C
TS507C full temperature range
TS507I full temperature range
V
out
= V
DD
,
V
id
=1 V, T=25 °C
TS507C full temperature range
TS507I full temperature range
Min.
74
60
53
90
77
70
Typ.
104
Max.
Unit
128
mA
I
CC
Supply current (per
operator)
(2)
No load, V
out
=V
CC
/2,
V
icm
=0 to 5 V, T=25 °C
Full temperature range
0.85
1.15
1.25
Dynamic performance
GBP
φ
m
G
m
SR
e
N
i
N
Gain bandwidth product
Phase margin
Gain margin
Slew rate
Equivalent input noise voltage
Equivalent input noise current
R
L
= 2 kΩ, C
L
= 100 pF,
f = 100 kHz
R
L
= 2 kΩ, C
L
=100 pF
R
L
= 2 kΩ, C
L
=100 pF,
V
out
= 1.25 V to 3.75 V
,
10% to 90%
f = 1 kHz
f = 10 kHz
f=1 kHz, G=1, R
L
=2 kΩ
,
V
icm
=2 V, V
out
=3.5 V
pp
1.9
45
10
0.6
12
1.2
0.0003
MHz
Degrees
dB
V/µs
nV/√ Hz
pA/√Hz
%
THD+e
N
THD + noise
1. All parameter limits at temperatures different from 25 ° C are guaranteed by correlation.
2. Measurements made at 4 V
icm
values: V
icm
=0 V, V
icm
=3.8 V, V
icm
=4.2 V, V
icm
=5 V.
DocID10958 Rev 6
5/20
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
