87917-323LF datasheet, PDF - EEWORLD Datasheet

87917-323LF: DescriptionBoard Stacking Connector, 23 Contact(s), 1 Row(s), Male, Straight, Solder Terminal, LEAD FREE; CategoryThe connector The connector; File Size297KB，4 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

87917-323LF Overview

Board Stacking Connector, 23 Contact(s), 1 Row(s), Male, Straight, Solder Terminal, LEAD FREE

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Amphenol
package instruction	LEAD FREE
Reach Compliance Code	compliant
Connector type	BOARD STACKING CONNECTOR
Contact to complete cooperation	GOLD (50) OVER NICKEL
Contact completed and terminated	GOLD (50) OVER NICKEL
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e4
MIL compliance	NO
Manufacturer's serial number	87917
Mixed contacts	NO
Installation method	STRAIGHT
Installation type	BOARD
Number of rows loaded	1
Options	GENERAL PURPOSE
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	23
UL Flammability Code	94V-0

PDM: Rev:AC

STATUS:

Released

Printed: Jul 20, 2006

fpga+ dac902u problem: I'm working on an FPGA DDS function signal generator recently. I'm using a 12-bit DAC902U, but can't get it to work. Can anyone give me some advice? The schematic is attached. [img=55,49]file:///C:/Us...; 绿草高原 FPGA/CPLD

How many timers does MPS430G2553 have?: I see in the documentation that 2553 has two timers, but why is there only the register definition of TIMER_A in the header file of the 430ware routine? Also, the official documentation says there are...; jishuaihu Microcontroller MCU

Has anyone used the Red Hurricane II FPGA development board? Help~: [size=5][color=red]The chip on the CY1C12 development board I have is the FPGA EP1C12Q240C8. Today I used a small program to try to light up the four seven-segment digital tubes. It uses dynamic displ...; zqzq501311 FPGA/CPLD

Windows CE6.0 USB keyboard and mouse: Hello everyone, when I am customizing the system, I want to add support for USB keyboard and mouse. May I ask which components, Reg files and BIB files I need to add?...; dragonkjl Embedded System

A few tips on XILINX FPGA design: Tips on XILINX FPGA design 1. Use a global clock buffer BUFG for the clock signal 2. Try to use only one clock edge to register data 3. Do not generate clocks internally except for the clocks generate...; cobble1 FPGA/CPLD

EE_FPGA V1.0 Debugging Progress (Updated on 2010.10.17): front:Reverse:Current progress: 1. Minimum system operation 2. LED work 3. Key work 4. The USB to serial port driver is normal and the serial port works normallyThe pictures will be posted later, plea...; chenzhufly FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components