EEWORLDEEWORLDEEWORLD

Part Number

Search

890-005-31GPA1-2A1-12TJ

Description
Interconnection Device
CategoryThe connector   
File Size195KB,2 Pages
ManufacturerGlenair
Websitehttp://www.glenair.com/
Download Datasheet Parametric View All

890-005-31GPA1-2A1-12TJ Overview

Interconnection Device

890-005-31GPA1-2A1-12TJ Parametric

Parameter NameAttribute value
MakerGlenair
Reach Compliance Codenot_compliant
Is SamacsysN
Connector typeINTERCONNECTION DEVICE
Base Number Matches1
Series 89 Nanominiature Connectors
Single Row Back-To-Back Cables
890-005
Glenair’s Back-To-Back Nano Connectors
feature gold
alloy NanoPin contacts. Contacts are precision-crimped
to insulated, stranded wire. These nanomimiature
connectors offer premium preformance and reliability
for demanding applications. Contact spacing is .025
inches. 1 amp current rating, DWV rating 300 volts AC.
Wire gages #30 and #32 AWG.
NanoPin Contact System
assures premium performance in
demanding environments. The gold/platinum alloy contacts
will stand up to years of exposure without corrosion.
Typical Applications
include UAV's, satellites, missile
systems and geophysical instruments.
HOW TO ORDER SINGLE ROW BACK-TO-BACK JUMPERS
Number
of
Connector Shell Material
Contacts
Type
and Finish
9
15
21
25
31
37
51
GP
A1
Wire
Gage
0
#30
AWG
Series
890-005
Back-To-
Back Cables,
Single Row,
Nanominiature
Wire Type
A
Ultralightweight XLETFE
Insulation, Silver-Coated
Ultrahigh-Strength Copper
(Not available for #32 gage)
Wire
Color
Code
1
White
2
Yellow
7
Ten
Color
Repeat
Length
Inches
Overall
Length
In Inches
Hardware
JJ
= Jackscrews on
both ends (GP, GS, CS)
Plug (Pin)
Aluminum Shell,
Connector on Cadmium Plating
Both Ends
JT
= Jackscrews on
A2
GS
Receptacle
(Socket)
Connector on
Both Ends
Aluminum Shell,
Electroless
Nickel Plating
2
#32
AWG
Including
plug, threaded holes on
Connectors
receptacle (CS)
Example:
“12”
specifies
12 inches
OAL
B
Extruded PTFE Insulation,
NEMA HP3-ETX
(MIL-W-16878/6)
JP
= Jackscrews on
plug, threaded holes on
plug (GP)
TJ
= Jackscrews on
receptacle, threaded
holes on plug (CS)
T
CS
Plug (Pin)
On One End,
Receptacle On
The Other End
Titanium Shell,
Unplated
C
Cross-Linked Modified
ETFE Insulation,
MIL-W-22759/33
(Not available for #32 AWG)
S
Stainless Steel
Shell, Passivated
JR
= Jackscrews on
receptacle, threaded
holes on receptacle
(GS)
TT
= Threaded holes
both ends (GP, GS, CS)
Sample Part Number
890-005
– 9
GP
A1
– 0
A
1
– 12
JP
PLUG (PIN) CONNECTOR
RECEPTACLE (SOCKET) CONNECTOR
“J” Jackscrew Option
“T” Threaded Insert Option
“T” Threaded Insert Option
“J” Jackscrew Option
© 2006 Glenair, Inc.
CAGE Code 06324/0CA77
Printed in U.S.A.
GLENAIR, INC. • 1211 AIR WAY • GLENDALE, CA 91201-2497 • 818-247-6000 • FAX 818-500-9912
www.glenair.com
P-10
E-Mail: sales@glenair.com
How to process asynchronous clock domain signals?
module Mux( input clk_1, input data_clk1, input clk_2, input data_clk2, input clk_3, input select_clk3, output data_out ); endmodule data_clk1 is in the clk_1 clock domain, data_clk2 is in the clk_2 c...
eeleader FPGA/CPLD
Ten questions and answers on ultra-practical high-frequency PCB circuit design
[backcolor=rgb(222, 240, 251)]1. How to choose PCB material? [/backcolor] [backcolor=rgb(222, 240, 251)]The selection of PCB material must strike a balance between meeting design requirements and mass...
jdbpcb00 PCB Design
I disassembled a device but couldn't find any information. Can you help me analyze the three electrodes?
My two pictures were taken from a scrapped machine CBE...
btty038 Making friends through disassembly
[MicroPython netizens’ doubts] Products developed with it are easily copied
Do you have this doubt? It is easy to develop products with scripting languages. What do you do? {:1_95:}...
nmg MicroPython Open Source section
BTA16-600B AC voltage phase shift problem
Today I saw a circuit that I was very curious about, but I didn't have an oscilloscope, so I took it out to ask my seniors for help. The circuit diagram ( BTA16 is a rough idea, of course it is more c...
ligongxiaobie Analog electronics
Problems with connecting FPGA to DDR SDRAM
Do DDR SDRAM pins have to be connected to the DQS pins of the FPGA? What is the impact of connecting them to ordinary IO pins? FPGA has 484 pins, and a bank has a few pins, so it is difficult to divid...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 980  1405  1711  794  599  20  29  35  16  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号