EEWORLDEEWORLDEEWORLD

Part Number

Search

5962-9560001MNX

Description
Standard SRAM, 512KX8, 45ns, CMOS, CDSO36, CERAMIC, LCC-36
Categorystorage   
File Size226KB,7 Pages
ManufacturerMicross
Websitehttps://www.micross.com
Download Datasheet Parametric View All

5962-9560001MNX Overview

Standard SRAM, 512KX8, 45ns, CMOS, CDSO36, CERAMIC, LCC-36

5962-9560001MNX Parametric

Parameter NameAttribute value
MakerMicross
Parts packaging codeDLCC
package instructionSON,
Contacts36
Reach Compliance Codecompliant
ECCN code3A001.A.2.C
Is SamacsysN
Maximum access time45 ns
JESD-30 codeR-CDSO-N36
JESD-609 codee4
length23.368 mm
memory density4194304 bit
Memory IC TypeSTANDARD SRAM
memory width8
Number of functions1
Number of terminals36
word count524288 words
character code512000
Operating modeASYNCHRONOUS
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize512KX8
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeSON
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Parallel/SerialPARALLEL
Certification statusQualified
Filter levelMIL-STD-883
Maximum seat height2.54 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal surfacePALLADIUM GOLD
Terminal formNO LEAD
Terminal pitch1.27 mm
Terminal locationDUAL
width11.4935 mm
Base Number Matches1
Chuangrui Communication Technology (Shanghai) recruits embedded software engineers
Senior Software Engineer (Network Protocol Software) Atheros Communications is a leading developer of semiconductor system solutions. The Atheros software development team is looking for an individual...
turtle_haha Embedded System
What will cause the following failure of CD54HCT00F3A?
As shown in the figure, we use the first NAND gate of CD54HCT00F3A to receive the input signal, and the output of the second NAND gate is used as the chip select signal (CS is low valid). When point 1...
twl99 Analogue and Mixed Signal
Hardware implementation of a clock and power management controller
Abstract: This paper describes the working principle of a chip clock and power management controller, divides the modules, implements the design using hardware description language, and uses Synopsys'...
liede FPGA/CPLD
fpga program problem
module test (a,clk); output a; input clk; reg a=1'b1; parameter i = 1; always@(clk,a) begin while(i<250) begin #10 a=~a; #30 a=~a; end i=i+1; end endmodule After compiling, there is such an error Erro...
顽皮小孩儿 FPGA/CPLD
About LM3S3748 application in custom_usb_dev_hid device
Hello everyone! I use the demo board of ek-lm3s3748 and want to implement a custom USBHID device. I made some changes based on the demo board's examples usb_dev_keyboard and usb_dev_mouse as reference...
yaoyuan2121 Microcontroller MCU
How to get CPU serial number in evc
How does evc get the CPU serial number?...
yly1985 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1428  1764  2392  2304  748  29  36  49  47  16 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号