531NB592M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 531NB592M000DG

531NB592M000DG: DescriptionLVDS Output Clock Oscillator, 592MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531NB592M000DG Overview

LVDS Output Clock Oscillator, 592MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531NB592M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	592 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Apply LOGO! altar washing machine control circuit a

Light-controlled road construction warning light circuit three

Motor forward/reverse circuit composed of power operational amplifier

Multifunctional remote control circuit (compatible with SONY-167)

500A power switch control circuit

Computer motherboard circuit diagram 815 2_05

Special process for PCB processing: 1. Additive Process Additive process refers to the process of directly growing local conductor lines on the surface of non-conductive PCB substrate with chemical copper layer with the assistance of ad...; ESD技术咨询 PCB Design

TCI6638 chip core4~core7 failed to read the core number by calling CSL_chipReadReg() function: Help from experts: Chip: TCI6638K2K Problem: Calling function CSL_chipReadReg(CSL_CHIP_DNUM) to read the core number failed, and the program ran away. Description: Using the emulator to download the c...; haikewanwan DSP and ARM Processors

Gaussian distribution sequence, how to convert signed numbers into unsigned numbers: Hello everyone! I used MATLAB to generate a Gaussian distribution sequence with a mean of 0 and a variance of 1, with a length of 500. I need to write it into a device as required. The input of the de...; 1301120345 ARM Technology

The process of WEBENCH design + Thermocouple sensor design scheme under the guidance of WEBENCH (6): The webench online design software has amplification and ADC design solutions specifically for sensors. In webench, the types of sensors include pressure sensors, thermocouple sensors, photodiodes, te...; 地瓜patch Analogue and Mixed Signal

First acquaintance with Yidianli——Let’s talk about Yidianli in your eyes!: Activity name: Get to know Yidianli first - Let’s talk about Yidianli in your eyes!Event time: June 26, 2012 - July 8, 2012How to participate?1. Download and study TI Easy Power reference materials.2....; EEWORLD社区 Analogue and Mixed Signal

Can the debug ports PA14PA15 of STM32F103RBT6 be used as normal IO ports?: If SWJ is turned off as follows, can PA14 and PA15 be configured as normal IO ports?// SWJ disablesGPIO_PinRemapConfig(GPIO_Remap_SWJ_Disable, ENABLE);...; fuqing5542 stm32/stm8

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components