EEWORLDEEWORLDEEWORLD

Part Number

Search

531NB60M0000DGR

Description
LVDS Output Clock Oscillator, 60MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531NB60M0000DGR Overview

LVDS Output Clock Oscillator, 60MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531NB60M0000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Is SamacsysN
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency60 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Urgently looking for help from experts (how to increase the speed of modelsim simulation 1s)
I use the development board, altera DE2-115 clock 50MHz (cycle 20ns). The program I designed realizes the running light and digital tube display. Since the system clock frequency is very high, a 26-bi...
693294195 FPGA/CPLD
Design of PC host driver and application program based on single chip USB interface
Abstract: This paper introduces the software design process of the PC host with USB interface to 51 single-chip microcomputer in Windows environment. The driver is generated by DriverStudio, and the d...
xtss MCU
[STM32] Nucleo-F446RE (Master: STM32F446RE) Review
[i=s]This post was last edited by huaiqiao on 2015-9-4 00:46[/i] To be honest, I was quite surprised to get the Nucelo-F446 board, and it was also my first time to do a review. So I thought since it w...
huaiqiao stm32/stm8
A way to improve design speed
I used to think that DCM was useless, but later I learned from someone that I could use this module to provide clock sources for other clocks, which is equivalent to overclocking. The V2 chip can reac...
eeleader FPGA/CPLD
M4 Development Board Trial Finals - Trial Week Plan Submission!
Through the previous round of Q&A ( https://bbs.eeworld.com.cn/thread-325642-1-1.html ), we selected the following 7 forum members to participate in the retest of the M4 development board trial activi...
EEWORLD社区 Microcontroller MCU
About the reference voltage of ATT7022D chip
I am currently working on a smart meter for three-phase power measurement. I have come across a problem: I did not connect the reference voltage to the ATT7022D chip, but the chip is still able to per...
xiaodanbao Industrial Control Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2103  777  1538  1079  2301  43  16  31  22  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号