EEWORLDEEWORLDEEWORLD

Part Number

Search

8N3QV01KG-0141CDI

Description
Programmable Oscillators
CategoryPassive components   
File Size200KB,23 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

8N3QV01KG-0141CDI Online Shopping

Suppliers Part Number Price MOQ In stock  
8N3QV01KG-0141CDI - - View Buy Now

8N3QV01KG-0141CDI Overview

Programmable Oscillators

8N3QV01KG-0141CDI Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIDT (Integrated Device Technology)
Product CategoryProgrammable Oscillators
ProductVCXO
Quad-Frequency Programmable
VCXO
IDT8N3QV01 Rev G
DATA SHEET
General Description
The IDT8N3QV01 is a Quad-Frequency Programmable VCXO with
very flexible frequency and pull-range programming capabilities.
The device uses IDT’s fourth generation FemtoClock® NG
technology for an optimum of high clock frequency and low phase
noise performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 10-lead Ceramic 5mm x
7mm x 1.55mm package.
Besides the 4 default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N3QV01 can be programmed via the I
2
C
interface to any output clock frequency between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷N (N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to 4
independent PLL M and N divider registers (P, MINT, MFRAC and
N), reprogramming those registers to other frequencies under
control of FSEL0 and FSEL1 is supported. The extended
temperature range supports wireless infrastructure, tele-
communication and networking end equipment requirements. The
device is a member of the high-performance clock family from IDT.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), reprogrammable by I
2
C
I
2
C programming interface for the output clock frequency, APR
and internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
Absolute pull-range (APR) programmable from ±4.5 to
±754.5ppm
One 2.5V or 3.3V LVPECL differential clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz):
0.487ps (typical)
RMS phase jitter @ 156.25MHz (1kHz - 40MHz):
0.614ps (typical)
2.5V or 3.3V supply voltage modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
114.285 MHz
÷MINT,
MFRAC
2
VC
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
SDATA
SCLK
10
VC 1
OE 2
V
EE
3
4
FSEL0
9
8
7
V
CC
nQ
Q
5
6
A/D
7
25
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
7
IDT8N3QV01 Rev G
10-lead Ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N3QV01GCD REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
FSEL1
[Transfer] Summary of experience in electronic design competition (the winning team’s success speech will be updated after the 11th floor)
[i=s]This post was last edited by paulhyde on 2014-9-15 03:22[/i] [table][tr][td][size=4][color=black][/color][/size][/td][/tr][tr][td][size=4][color=black][/color][/size][/td][/tr][tr][td][size=4][co...
open82977352 Electronics Design Contest
Solution to the problem of starting kernel ... of socfpga
[i=s] This post was last edited by Shi Yu on 2017-12-29 17:42 [/i] [font=微软雅黑][size=3] I have been working on the data collection project for more than half a year. In the first half of the year, I ma...
石玉 FPGA/CPLD
6410 OPEN GL ES Problem
Hey guys, I'm debugging a Samsung opengl es example on a 6410. Both 1.1 and 2.0 exe files can run normally, but when debugging the Samsung source code, the initialization is successful, but when it ru...
dongdongbo119 Embedded System
Looking for MFC multimedia hardware decoding driver (MPEG2-TS) for Samsung S5PV210
As the title says, the MFC multimedia hardware decoding driver under LINUX or ANDROID is mainly for MPEG2 TS stream...
kivenliu1125 Embedded System
Huaqing Yuanjian's TI2000 series DSP development and application
Huaqing Yuanjian's TI2000 series DSP development and application...
nishuang Microcontroller MCU
Is this camera worth 300 yuan?
60m infrared, 12MM lens Night effect Other cameras...
小瑞 Industrial Control Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1703  2352  2229  994  1619  35  48  45  21  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号