EEWORLDEEWORLDEEWORLD

Part Number

Search

8N3QV01LG-1054CDI8

Description
Programmable Oscillators
CategoryPassive components   
File Size200KB,23 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

8N3QV01LG-1054CDI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
8N3QV01LG-1054CDI8 - - View Buy Now

8N3QV01LG-1054CDI8 Overview

Programmable Oscillators

8N3QV01LG-1054CDI8 Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIDT (Integrated Device Technology)
Product CategoryProgrammable Oscillators
ProductVCXO
Quad-Frequency Programmable
VCXO
IDT8N3QV01 Rev G
DATA SHEET
General Description
The IDT8N3QV01 is a Quad-Frequency Programmable VCXO with
very flexible frequency and pull-range programming capabilities.
The device uses IDT’s fourth generation FemtoClock® NG
technology for an optimum of high clock frequency and low phase
noise performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 10-lead Ceramic 5mm x
7mm x 1.55mm package.
Besides the 4 default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N3QV01 can be programmed via the I
2
C
interface to any output clock frequency between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷N (N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to 4
independent PLL M and N divider registers (P, MINT, MFRAC and
N), reprogramming those registers to other frequencies under
control of FSEL0 and FSEL1 is supported. The extended
temperature range supports wireless infrastructure, tele-
communication and networking end equipment requirements. The
device is a member of the high-performance clock family from IDT.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), reprogrammable by I
2
C
I
2
C programming interface for the output clock frequency, APR
and internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
Absolute pull-range (APR) programmable from ±4.5 to
±754.5ppm
One 2.5V or 3.3V LVPECL differential clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz):
0.487ps (typical)
RMS phase jitter @ 156.25MHz (1kHz - 40MHz):
0.614ps (typical)
2.5V or 3.3V supply voltage modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
114.285 MHz
÷MINT,
MFRAC
2
VC
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
SDATA
SCLK
10
VC 1
OE 2
V
EE
3
4
FSEL0
9
8
7
V
CC
nQ
Q
5
6
A/D
7
25
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
7
IDT8N3QV01 Rev G
10-lead Ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N3QV01GCD REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
FSEL1
Why should digital ground and analog ground be separated?
When making simple circuits, it is not necessary to separate them. But why do people say that they should be connected separately? In fact, the essence is right, that is, digital ground and analog gro...
Yound PCB Design
ccs 报错linking files with incompatible memory models
CCS reports an error linking files with incompatible memory models (library 'C:\\CCStudio_v3.3\\c2000\\cgtools\\lib\ts2800.lib', member 'boot.obj') What is the reason? Can any experts help me?...
xiaofengshuian DSP and ARM Processors
Problems with Vivi booting ucos on 2410
I am a novice and I am learning. The 2410 board is burned with vivi+linux kernel. I want to use vivi with network to download ucos to ram for debugging. But when the interrupt is generated, there is a...
zldzjzldh Real-time operating system RTOS
View Circuit-ADC and System (2)
View Circuit-ADC and System (2) Full scale error Full scale errorFull scale error refers to the difference between the maximum value read by the ADC and the ideal maximum value. For example, when a 12...
xutong Analog electronics
M4 development board evaluation task 2: realize the operation of slave mouse
The driver transplanted from Ti official data and Triton.zhang successfully ran the slave mouse program on the M4 development board.视频:[flash]http://player.youku.com/player.php/sid/XMzk3NDU0MDI4/v.swf...
anananjjj Microcontroller MCU
[Gadgets] Several 51 development gadgets @
Several 51 development tools may be useful to you @_@...
SuperStar515 51mcu

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 331  511  1331  603  1006  7  11  27  13  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号