dsPIC33EV64GM004T-I/ML datasheet, PDF

Datasheet> All Categories > dsPIC33EV64GM004T-I/ML

dsPIC33EV64GM004T-I/ML: DescriptionDSPIC33EV64GM004T-I/ML; File Size4MB，504 Pages; ManufacturerMicrochip; Websitehttps://www.microchip.com; Environmental Compliance

Download Datasheet Download user manual Parametric View All

dsPIC33EV64GM004T-I/ML Overview

DSPIC33EV64GM004T-I/ML

dsPIC33EV64GM004T-I/ML Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	8089965706
package instruction	QFN-44
Reach Compliance Code	compliant
Country Of Origin	Thailand
ECCN code	3A991.A.2
Factory Lead Time	52 weeks
YTEOL	7.5
Has ADC	YES
Address bus width
barrel shifter	YES
bit size	16
boundary scan	NO
maximum clock frequency	40 MHz
DAC channel	NO
DMA channel	YES
External data bus width
Format	FIXED POINT
Integrated cache	NO
Internal bus architecture	MULTIPLE
JESD-30 code	S-PQCC-N44
JESD-609 code	e3
length	8 mm
low power mode	YES
Number of DMA channels	4
Number of external interrupt devices	3
Number of I/O lines	35
Number of terminals	44
Number of timers	7
On-chip data RAM width	8
On-chip program ROM width	8
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
PWM channel	YES
Package body material	PLASTIC/EPOXY
encapsulated code	HVQCCN
Encapsulate equivalent code	LCC44,.32SQ,25
Package shape	SQUARE
Package form	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Certification status	Not Qualified
RAM (bytes)	8192
RAM (number of words)	8192
rom(word)	65536
ROM programmability	FLASH
Filter level	TS 16949
Maximum seat height	1 mm
speed	40 MHz
Maximum slew rate	350 mA
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	MATTE TIN
Terminal form	NO LEAD
Terminal pitch	0.65 mm
Terminal location	QUAD
width	8 mm
uPs/uCs/peripheral integrated circuit type	DIGITAL SIGNAL PROCESSOR, CONTROLLER

User Manual

Preview

Download Datasheet

View All

dsPIC33EVXXXGM00X/10X FAMILY

16-Bit, 5V Digital Signal Controllers with

PWM, SENT, Op Amps and Advanced Analog Features

Operating Conditions

• 4.5V to 5.5V, 0°C to +85°C, DC to 70 MIPS

• 4.5V to 5.5V, -40°C to +125°C, DC to 60 MIPS

• 4.5V to 5.5V, -40°C to +150°C, DC to 40 MIPS

PWM

• Up to Six Pulse-Width Modulation (PWM) Outputs

(three generators)

• Primary Master Time Base Inputs allow

Time Base Synchronization from Internal/External

Sources

• Dead Time for Rising and Falling Edges

• 7.14 ns PWM Resolution

• PWM Support for:

- DC/DC, AC/DC, inverters, Power Factor

Correction (PFC) and lighting

- Brushless Direct Current (BLDC), Permanent

Magnet Synchronous Motor (PMSM),

AC Induction Motor (ACIM), Switched

Reluctance Motor (SRM)

- Programmable Fault inputs

- Flexible trigger configurations for

Analog-to-Digital conversion

- Supports PWM lock, PWM output chopping

and dynamic phase shifting

Core: 16-Bit dsPIC33E CPU

•

Code-Efficient (C and Assembly) Architecture

16-Bit Wide Data Path

Two 40-Bit Wide Accumulators

Single-Cycle (MAC/MPY) with Dual Data Fetch

Single-Cycle, Mixed-Sign MUL plus Hardware

Divide

32-Bit Multiply Support

Intermediate Security for Memory:

- Provides a Boot Flash Segment in addition to

the existing General Flash Segment

Error Code Correction (ECC) for Flash

Added Two Alternate Register Sets for Fast

Context Switching

•

Clock Management

Internal, 15% Low-Power RC (LPRC) – 32 kHz

Internal, 1% Fast RC (FRC) – 7.37 MHz

Internal, 10% Backup FRC (BFRC) – 7.37 MHz

Programmable PLLs and Oscillator Clock Sources

Fail-Safe Clock Monitor (FSCM)

Additional FSCM Source (BFRC), Intended to

Provide a Clock Fail Switch Source for the

System Clock

• Independent Watchdog Timer (WDT)

• System Windowed Watchdog Timer (DMT)

• Fast Wake-up and Start-up

•

Advanced Analog Features

• ADC module:

- Configurable as 10-bit, 1.1 Msps with

four S&H or 12-bit, 500 ksps with one S&H

- Up to 36 analog inputs

• Flexible and Independent ADC Trigger Sources

• Up to Four Op Amp/Comparators with Direct

Connection to the ADC module:

- Additional dedicated comparator and

7-bit Digital-to-Analog Converter (DAC)

- Two comparator voltage reference outputs

- Programmable references with 128 voltage

points

- Programmable blanking and filtering

• Charge Time Measurement Unit (CTMU):

- Supports mTouch

capacitive touch sensing

- Provides high-resolution time

measurement (1 ns)

- On-chip temperature measurement

- Temperature sensor diode

- Nine sources of edge input triggers (CTED1,

CTED2, OCPWM, TMR1, SYSCLK, OSCLK,

FRC, BFRC and LPRC)

Power Management

• Low-Power Management modes (Sleep, Idle

and Doze)

• Power Consumption Minimized Executing

NOP

String

• Integrated Power-on Reset (POR) and Brown-out

Reset (BOR)

• 0.5 mA/MHz Dynamic Current (typical)

• 50 µA at +25°C I

Current (typical)



2013-2018 Microchip Technology Inc.

DS70005144G-page 1

Recommended Resources

Replace input signal U1 with positive feedback signal U1

Automatic stop charging battery charger circuit

Step and step back given excitation part circuit

Multifunctional power socket circuit

Field strength meter

2V precision regulated power supply circuit

Summary of common problems in PCB dry area (circuit, solder mask, text): 1. Why should BGA be plugged in solder mask? What is the acceptance standard? "][size=17px]Answer: First of all, solder mask plugging is to protect the service life of the vias, because the holes that...; ohahaha PCB Design

Share a reference implementation of path planning, the key is that there are animated pictures!: GitHub - zhm-real/PathPlanning: Common used path planning algorithms with animations. After cloning and installing the required drawing modules for Python, you can run it. └── Search-based Planning├──...; freebsder Embedded System

Background knowledge before getting started with DSP: Digital Signal Processing (DSP) is an emerging discipline that involves many disciplines and is widely used in many fields. Since the 1960s, with the rapid development of computer and information tech...; fengzhang2002 DSP and ARM Processors

About 1oo2 System Architecture: Everyone would like to ask, it is said here: 1oo2 system architecture is different from 1oo1 architecture. In 1oo2 architecture, the whole system adds a redundant design, and the output parts of the t...; fan0208 Microcontroller MCU

Has anyone used Quartus to call the FFT IP core?: Has any expert used Quartus to call the FFT IP core? Why is there a critical warning when compiling saying that altera_reserved_clk is not satisfied? ??? ??? ???...; 李豆芽 FPGA/CPLD

Low-power and high-speed data acquisition system based on DSP: Abstract: This paper introduces a self-developed low-power data acquisition system based on DSP. [url=http://www.dzsc.com/icstock/683/TEST1.html]TEST1[/url] This system uses TMS320C5509 as the core an...; BBB DSP and ARM Processors

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components