IDT82V3280PF datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > IDT82V3280PF

Preview

IDT82V3280PF: DescriptionWAN PLL; File Size1MB，167 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet Compare View All

IDT82V3280PF Overview

WAN PLL

Preview

Download Datasheet

View All

WAN PLL

IDT82V3280

Version 2

June 19, 2006

6024 Silver Creek Valley Road, San Jose, CA 95138

Telephone: (800) 345-7015 • TWX: 910-338-2070 • FAX: (408) 284-2775

Printed in U.S.A.

Table of Contents

FEATURES .............................................................................................................................................................................. 9

HIGHLIGHTS.................................................................................................................................................................................................... 9

MAIN FEATURES ............................................................................................................................................................................................ 9

OTHER FEATURES ......................................................................................................................................................................................... 9

APPLICATIONS....................................................................................................................................................................... 9

DESCRIPTION....................................................................................................................................................................... 10

FUNCTIONAL BLOCK DIAGRAM ........................................................................................................................................ 11

1 PIN ASSIGNMENT ........................................................................................................................................................... 12

2 PIN DESCRIPTION .......................................................................................................................................................... 13

3 FUNCTIONAL DESCRIPTION ......................................................................................................................................... 19

RESET ........................................................................................................................................................................................................... 19

MASTER CLOCK .......................................................................................................................................................................................... 19

INPUT CLOCKS & FRAME SYNC SIGNAL ................................................................................................................................................. 20

3.3.1 Input Clocks .................................................................................................................................................................................... 20

3.3.2 Frame SYNC Input Signals ............................................................................................................................................................ 20

3.4 INPUT CLOCK PRE-DIVIDER ...................................................................................................................................................................... 21

3.5 INPUT CLOCK QUALITY MONITORING ..................................................................................................................................................... 23

3.5.1 LOS Monitoring .............................................................................................................................................................................. 23

3.5.2 Activity Monitoring ......................................................................................................................................................................... 23

3.5.3 Frequency Monitoring ................................................................................................................................................................... 24

3.6 T0 / T4 DPLL INPUT CLOCK SELECTION .................................................................................................................................................. 25

3.6.1 External Fast Selection (T0 only) .................................................................................................................................................. 25

3.6.2 Forced Selection ............................................................................................................................................................................ 26

3.6.3 Automatic Selection ....................................................................................................................................................................... 26

3.7 SELECTED INPUT CLOCK MONITORING .................................................................................................................................................. 27

3.7.1 T0 / T4 DPLL Locking Detection ................................................................................................................................................... 27

3.7.1.1 Fast Loss .......................................................................................................................................................................... 27

3.7.1.2 Coarse Phase Loss .......................................................................................................................................................... 27

3.7.1.3 Fine Phase Loss ............................................................................................................................................................... 27

3.7.1.4 Hard Limit Exceeding ....................................................................................................................................................... 27

3.7.2 Locking Status ............................................................................................................................................................................... 27

3.7.3 Phase Lock Alarm (T0 only) .......................................................................................................................................................... 28

3.8 SELECTED INPUT CLOCK SWITCH ........................................................................................................................................................... 29

3.8.1 Input Clock Validity ........................................................................................................................................................................ 29

3.8.2 Selected Input Clock Switch ......................................................................................................................................................... 29

3.8.2.1 Revertive Switch ............................................................................................................................................................... 29

3.8.2.2 Non-Revertive Switch (T0 only) ........................................................................................................................................ 30

3.8.3 Selected / Qualified Input Clocks Indication ................................................................................................................................ 30

3.9 SELECTED INPUT CLOCK STATUS VS. DPLL OPERATING MODE ....................................................................................................... 31

3.9.1 T0 Selected Input Clock vs. DPLL Operating Mode .................................................................................................................... 31

3.9.2 T4 Selected Input Clock vs. DPLL Operating Mode .................................................................................................................... 33

3.10 T0 / T4 DPLL OPERATING MODE ............................................................................................................................................................... 34

3.10.1 T0 DPLL Operating Mode .............................................................................................................................................................. 34

3.10.1.1 Free-Run Mode ................................................................................................................................................................ 34

3.10.1.2 Pre-Locked Mode ............................................................................................................................................................. 34

3.10.1.3 Locked Mode .................................................................................................................................................................... 34

3.1

3.2

3.3

Table of Contents

June 19, 2006

IDT82V3280

WAN PLL

3.11

3.12

3.13

3.14

3.15

3.16

3.17

4.1

5.1

5.2

5.3

5.4

5.5

3.10.1.3.1 Temp-Holdover Mode .................................................................................................................................... 34

3.10.1.4 Lost-Phase Mode ............................................................................................................................................................. 34

3.10.1.5 Holdover Mode ................................................................................................................................................................. 34

3.10.1.5.1 Automatic Instantaneous ............................................................................................................................... 35

3.10.1.5.2 Automatic Slow Averaged ............................................................................................................................. 35

3.10.1.5.3 Automatic Fast Averaged .............................................................................................................................. 35

3.10.1.5.4 Manual ........................................................................................................................................................... 35

3.10.1.5.5 Holdover Frequency Offset Read .................................................................................................................. 35

3.10.1.6 Pre-Locked2 Mode ........................................................................................................................................................... 35

3.10.2 T4 DPLL Operating Mode .............................................................................................................................................................. 35

3.10.2.1 Free-Run Mode ................................................................................................................................................................ 35

3.10.2.2 Locked Mode .................................................................................................................................................................... 35

3.10.2.3 Holdover Mode ................................................................................................................................................................. 35

T0 / T4 DPLL OUTPUT ................................................................................................................................................................................. 37

3.11.1 PFD Output Limit ............................................................................................................................................................................ 37

3.11.2 Frequency Offset Limit .................................................................................................................................................................. 37

3.11.3 PBO (T0 only) ................................................................................................................................................................................. 37

3.11.4 Phase Offset Selection (T0 only) .................................................................................................................................................. 37

3.11.5 Four Paths of T0 / T4 DPLL Outputs ............................................................................................................................................. 37

3.11.5.1 T0 Path ............................................................................................................................................................................. 37

3.11.5.2 T4 Path ............................................................................................................................................................................. 38

T0 / T4 APLL ................................................................................................................................................................................................. 39

OUTPUT CLOCKS & FRAME SYNC SIGNALS ........................................................................................................................................... 39

3.13.1 Output Clocks ................................................................................................................................................................................. 39

3.13.2 Frame SYNC Output Signals ......................................................................................................................................................... 42

MASTER / SLAVE CONFIGURATION ......................................................................................................................................................... 44

INTERRUPT SUMMARY ............................................................................................................................................................................... 45

T0 AND T4 SUMMARY ................................................................................................................................................................................. 45

POWER SUPPLY FILTERING TECHNIQUES ............................................................................................................................................. 46

MASTER / SLAVE APPLICATION ............................................................................................................................................................... 47

4 TYPICAL APPLICATION ................................................................................................................................................. 47

5 MICROPROCESSOR INTERFACE .................................................................................................................................. 48

EPROM MODE .............................................................................................................................................................................................. 49

MULTIPLEXED MODE .................................................................................................................................................................................. 50

INTEL MODE ................................................................................................................................................................................................. 52

MOTOROLA MODE ...................................................................................................................................................................................... 54

SERIAL MODE .............................................................................................................................................................................................. 56

6 JTAG ................................................................................................................................................................................ 58

7 PROGRAMMING INFORMATION .................................................................................................................................... 59

7.1

7.2

REGISTER MAP ............................................................................................................................................................................................ 59

REGISTER DESCRIPTION ........................................................................................................................................................................... 65

7.2.1 Global Control Registers ............................................................................................................................................................... 65

7.2.2 Interrupt Registers ......................................................................................................................................................................... 74

7.2.3 Input Clock Frequency & Priority Configuration Registers ....................................................................................................... 79

7.2.4 Input Clock Quality Monitoring Configuration & Status Registers ......................................................................................... 102

7.2.5 T0 / T4 DPLL Input Clock Selection Registers ........................................................................................................................... 116

7.2.6 T0 / T4 DPLL State Machine Control Registers ......................................................................................................................... 120

7.2.7 T0 / T4 DPLL & APLL Configuration Registers .......................................................................................................................... 122

7.2.8 Output Configuration Registers .................................................................................................................................................. 136

7.2.9 PBO & Phase Offset Control Registers ...................................................................................................................................... 146

7.2.10 Synchronization Configuration Registers ................................................................................................................................. 148

JUNCTION TEMPERATURE ...................................................................................................................................................................... 149

8 THERMAL MANAGEMENT ........................................................................................................................................... 149

8.1

Table of Contents

June 19, 2006

IDT82V3280

WAN PLL

9 ELECTRICAL SPECIFICATIONS .................................................................................................................................. 150

9.1

9.2

9.3

8.2

8.3

EXAMPLE OF JUNCTION TEMPERATURE CALCULATION ................................................................................................................... 149

HEATSINK EVALUATION .......................................................................................................................................................................... 149

9.4

9.5

9.6

9.7

ABSOLUTE MAXIMUM RATING ................................................................................................................................................................ 150

RECOMMENDED OPERATION CONDITIONS .......................................................................................................................................... 150

I/O SPECIFICATIONS ................................................................................................................................................................................. 151

9.3.1 AMI Input / Output Port ................................................................................................................................................................ 151

9.3.1.1 Structure ......................................................................................................................................................................... 151

9.3.1.2 I/O Level ......................................................................................................................................................................... 151

9.3.1.3 Over-Voltage Protection ................................................................................................................................................. 153

9.3.2 CMOS Input / Output Port ............................................................................................................................................................ 153

9.3.3 PECL / LVDS Input / Output Port ................................................................................................................................................ 154

9.3.3.1 PECL Input / Output Port ................................................................................................................................................ 154

9.3.3.2 LVDS Input / Output Port ................................................................................................................................................ 156

JITTER & WANDER PERFORMANCE ....................................................................................................................................................... 157

OUTPUT WANDER GENERATION ............................................................................................................................................................ 160

INPUT / OUTPUT CLOCK TIMING ............................................................................................................................................................. 161

OUTPUT CLOCK TIMING ........................................................................................................................................................................... 162

ORDERING INFORMATION .......................................................................................................................................... 167

Table of Contents

June 19, 2006

IDT82V3280PF Related Products

	IDT82V3280PF	IDT82V3280	IDT82V3280DQ	IDT82V3280DQG	IDT82V3280PFG
Description	WAN PLL	WAN PLL	WAN PLL	WAN PLL	WAN PLL

Recommended Resources

Design of adjustable DC stabilized power supply circuit module

Rain alarm principle circuit diagram

Automobile automatic dimmer circuit

555 self-excited multivibrator circuit

Step wave generator circuit diagram composed of current mode op amp

Up and down slope relay control circuit diagram

Single chip microcomputer and TCP/IP network (Ethernet protocol): [size=2]——--[/size][size=4]Ethernet protocol (used for 10MBPS Ethernet. The author refers to 10M Ethernet below, not 100M or 1000M Ethernet) ——There are two types of Ethernet protocols, one is IEEE802...; eeleader Industrial Control Electronics

How to use UART port to simulate SPI communication?: The Fujitsu 8-bit microcontroller I am using does not have a hardware SPI port, but has two UART ports. I would like to use one of them to simulate SPI communication. Is this feasible? How to do it? A...; double.chen Embedded System

How to configure BeagleBone's GPMC?: I recently want to connect BeagleBone to FPGA through the GPMC interface. I am not sure about the configuration process of GPMC. Does anyone have experience in this area?...; chenzhufly DSP and ARM Processors

The square wave filters out the third harmonic and the fifth harmonic of the fundamental wave. What is the reason for the distortion of the fundamental wave? ?: ...; 承万情续万世 Analog electronics

Could you please tell me about the macro definition problem in CCS5.2 version, and whether it is a problem of porting ccs3.3 to ccs5.2?: I would like to ask about the macro definition in CCS5.2. In the main.c file, there is a macro definition as follows: #ifdef T_DEBUG g_Time.time1 = GetTime(); #endif In another file Debug_1.c, there i...; liuyang Microcontroller MCU

C++ good website and other websites included: C++ good website and other websites included(2011-11-04 20:48:45) ReprintLabel:Miscellaneous Category: C language** C++ Spirit Bjarne Stroustruphttp://www.research.att.com/~bs/ Stanley B. Lippmanhttp:...; 269152492 Robotics Development

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components