EEWORLDEEWORLDEEWORLD

Part Number

Search

5P49V5901B752NLGI

Description
Clock Generators & Support Products VersaClock 5 LP Program CLK
Categorysemiconductor    Analog mixed-signal IC   
File Size437KB,37 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric View All

5P49V5901B752NLGI Online Shopping

Suppliers Part Number Price MOQ In stock  
5P49V5901B752NLGI - - View Buy Now

5P49V5901B752NLGI Overview

Clock Generators & Support Products VersaClock 5 LP Program CLK

5P49V5901B752NLGI Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIDT (Integrated Device Technology)
Product CategoryClock Generators & Support Products
RoHSDetails
PackagingTray
Factory Pack Quantity490
Programmable Clock Generator
5P49V5901
DATASHEET
Description
The 5P49V5901 is a programmable clock generator intended
for high performance consumer, networking, industrial,
computing, and data-communications applications.
Configurations may be stored in on-chip One-Time
Programmable (OTP) memory or changed using I
2
C
interface. This is IDTs fifth generation of programmable clock
technology (VersaClock
®
5).
The frequencies are generated from a single reference clock.
The reference clock can come from one of the two redundant
clock inputs. A glitchless manual switchover function allows
one of the redundant clocks to be selected during normal
operation.
Two select pins allow up to 4 different configurations to be
programmed and accessible using processor GPIOs or
bootstrapping. The different selections may be used for
different operating modes (full function, partial function, partial
power-down), regional standards (US, Japan, Europe) or
system production margin testing.
The device may be configured to use one of two I
2
C
addresses to allow multiple devices to be used in a system.
Features
Generates up to four independent output frequencies
High performance, low phase noise PLL, <0.7 ps RMS
typical phase jitter on outputs:
– PCIe Gen1, 2, 3 compliant clock capability
– USB 3.0 compliant clock capability
– 1 GbE and 10 GbE
Four fractional output dividers (FODs)
Independent Spread Spectrum capability on each output
pair
Four banks of internal non-volatile in-system
programmable or factory programmable OTP memory
I
2
C serial programming interface
One reference LVCMOS output clock
Four universal output pairs:
– Each configurable as one differential output pair or two
LVCMOS outputs
I/O Standards:
– Single-ended I/Os: 1.8V to 3.3V LVCMOS
– Differential I/Os - LVPECL, LVDS and HCSL
Pin Assignment
OUT0_SEL_I2CB
Input frequency ranges:
– LVCMOS Reference Clock Input (XIN/REF) – 1MHz to
200MHz
– LVDS, LVPECL, HCSL Differential Clock Input (CLKIN,
CLKINB) – 1MHz to 350MHz
– Crystal frequency range: 8MHz to 40MHz
OUT1B
V
DDO
0
V
DDO
1
OUT1
V
DDD
Output frequency ranges:
V
DDO
2
OUT2
OUT2B
V
DDO
3
OUT3
OUT3B
CLKIN
CLKINB
XOUT
XIN/REF
V
DDA
CLKSEL
24 23 22 21 20 19
1
18
2
3
4
5
6
7
8
9
17
– LVCMOS Clock Outputs – 1MHz to 200MHz
– LVDS, LVPECL, HCSL Differential Clock Outputs –
1MHz to 350MHz
EPAD
16
15
14
Individually selectable output voltage (1.8V, 2.5V, 3.3V) for
each output pair
13
10 11 12
24-pin VFQFPN
1
Redundant clock inputs with manual switchover
Programmable loop bandwidth
Programmable output to output skew
Programmable slew rate control
Programmable crystal load capacitance
Individual output enable/disable
Power-down mode
1.8V, 2.5V or 3.3V core V
DDD
, V
DDA
Available in 24-pin VFQFPN 4mm x 4mm package
-40° to +85°C industrial temperature operation
©2017 Integrated Device Technology, Inc.
SEL1/SDA
SEL0/SCL
SD/OE
V
DDO
4
OUT4
5P49V5901 MARCH 3, 2017
OUT4B
Research on Key Technologies of DSP Hybrid Programming
[size=4] DSP (digital signal processor) has been widely used in communication, aerospace, industrial control, medical, national defense, automobile and other fields due to its high-speed digital signa...
Jacktang DSP and ARM Processors
How to save the file as word format in the microcontroller system?
The microcontroller system has a CF card memory and the driver is written. The file system is FAT16 and can read and write normally. Now I need to generate a word document with the collected data in t...
geniusucky Embedded System
Knight Rider Scanning Light 20 Modes with Trailing C Program
[code]/****** Knight Rider scanning light 20 mode with tail C program, ME850 debugging is normal*****2009/05/30*******/ #include//Header file rzmzy(); //Red horse left shift declaration rlszy(); //Red...
john_wang MCU
MPLAB V8.43, why can't I add variables in ADD SYBBOL?
I am using MPLAB V8.43. Why can't I add variables in ADD SYMBOL? There is only main@c in ADD SYMBOL....
lzcqust Microchip MCU
Please ask everyone a question
I want to ask about the instruction ADDAB of TI C6000. Can anyone explain how the result of this example is obtained?In addition, the document says: Execution if (cond) src2 +a src1 → dst Isn't src2 a...
cyue78 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 88  599  1430  1585  538  2  13  29  32  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号