EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT74FCT521BLB

Description
FAST CMOS 8-BIT IDENTITY COMPARATOR
File Size104KB,6 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet View All

IDT74FCT521BLB Overview

FAST CMOS 8-BIT IDENTITY COMPARATOR

IDT54/74FCT521/A/B/C
FAST CMOS 8-BIT IDENTITY COMPARATOR
MILITARY AND COMMERCIAL TEMPERATURE RANGES
FAST CMOS
8-BIT IDENTITY
COMPARATOR
IDT54/74FCT521/A/B/C
FEATURES:
IDT54/74FCT521 equivalent to FAST
TM
speed
IDT54/74FCT521A 35% faster than FAST
IDT54/74FCT521B 50% faster than FAST
IDT54/74FCT521C 60% faster than FAST
Equivalent to FAST output drive over full temperature and voltage
supply extremes
I
OL
= 48mA (commercial), and 32mA (military)
CMOS power levels (1mW typ. static)
TTL input and output level compatible
CMOS output level compatible
Substantially lower input current levels than FAST (5µ A max.)
JEDEC standard pinout for DIP and LCC
Military product compliant to MIL-STD-883, Class B
Available in the following packages:
Commercial: SOIC
Military: CERDIP, LCC, CERPACK
DESCRIPTION:
The FCT521 is an 8-bit identity comparator built using an advanced dual
metal CMOS technology. These devices compare two words of up to eight
bits each and provide a low output when the two words match bit for bit. The
expansion input
I
A = B
also serves as an active low enable input.
FUNCTIONAL BLOCK DIAGRAM
A
0
B
0
A
1
B
1
A
2
B
2
A
3
B
3
A
4
B
4
A
5
B
5
A
6
B
6
A
7
B
7
2
3
4
5
6
7
8
9
19
11
12
O
A=B
13
14
15
16
17
18
1
I
A=B
MILITARY AND COMMERCIAL TEMPERATURE RANGES
1
c
1999 Integrated Device Technology, Inc.
JUNE 2000
DSC-4617/2
Problems with using PLL in FPGA
The altera cycloneIII FPGA has a problem when setting the PLL. The generated PLL module has four ports: areset, inclk0, c0, locked. The crystal clock input pin is directly connected to inclk0, and a P...
eeleader FPGA/CPLD
Ask the experts: How should I get started?
I want to learn how to develop a driver program under Linux. How can I do it? I have a basic knowledge of C and am learning Linux system. I need your advice urgently. Thank you very much....
thingwind Embedded System
Broadband DDC simulation
I need help, is there any way to generate a linear frequency modulated input signal for broadband DDC implemented in FPGA and perform functional simulation in Quartus? I am very troubled by this now, ...
zhenpeng25 FPGA/CPLD
Grounding issues in design.
[list] [*][font=inherit][backcolor=initial][font=inherit][backcolor=white][font=inherit][font=inherit][align=left][size=14pt]Grounding is undoubtedly one of the most difficult issues in system design....
youluo Analog electronics
[New Year's Flavor Competition] Northeast New Year's Eve Dinner is Coming
This is the north, a small county town, a city that looks like a chessboard. In my memory, every year is so rich, and every year there are different dishes. Even if I leave my hometown, I always have ...
飞扬2019 Talking
QC3.0 Protocol
Does anyone have relevant information about the voltage change during QC3.0 charging? I just don't understand how to control and adjust it based on the voltage on D+D-. I want to try to make it with M...
雨后的梧桐 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1138  2482  682  1034  2790  23  50  14  21  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号