EEWORLDEEWORLDEEWORLD

Part Number

Search

5P49V5913A514NLGI8

Description
Clock Generators & Support Products VersaClock 5 LP Program CLK
Categorysemiconductor    Analog mixed-signal IC   
File Size467KB,37 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric View All

5P49V5913A514NLGI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
5P49V5913A514NLGI8 - - View Buy Now

5P49V5913A514NLGI8 Overview

Clock Generators & Support Products VersaClock 5 LP Program CLK

5P49V5913A514NLGI8 Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIDT (Integrated Device Technology)
Product CategoryClock Generators & Support Products
RoHSDetails
PackagingCut Tape
PackagingReel
Factory Pack Quantity2500
Programmable Clock Generator
5P49V5913
DATASHEET
Description
The 5P49V5913 is a programmable clock generator intended
for high performance consumer, networking, industrial,
computing, and data-communications applications.
Configurations may be stored in on-chip One-Time
Programmable (OTP) memory or changed using I
2
C
interface. This is IDTs fifth generation of programmable clock
technology (VersaClock
®
5).
The frequencies are generated from a single reference clock.
The reference clock can come from one of the two redundant
clock inputs. A glitchless manual switchover function allows
one of the redundant clocks to be selected during normal
operation.
Two select pins allow up to 4 different configurations to be
programmed and accessible using processor GPIOs or
bootstrapping. The different selections may be used for
different operating modes (full function, partial function, partial
power-down), regional standards (US, Japan, Europe) or
system production margin testing.
The device may be configured to use one of two I
2
C
addresses to allow multiple devices to be used in a system.
Features
Generates up to two independent output frequencies
High performance, low phase noise PLL, < 0.7 ps RMS
typical phase jitter on outputs:
– PCIe Gen1, 2, 3 compliant clock capability
– USB 3.0 compliant clock capability
– 1 GbE and 10 GbE
Two fractional output dividers (FODs)
Independent Spread Spectrum capability on each output
pair
Four banks of internal non-volatile in-system
programmable or factory programmable OTP memory
I
2
C serial programming interface
One reference LVCMOS output clock
Two universal output pairs:
– Each configurable as one differential output pair or two
LVCMOS outputs
I/O Standards:
– Single-ended I/Os: 1.8V to 3.3V LVCMOS
– Differential I/Os: LVPECL, LVDS and HCSL
Pin Assignment
OUT0_SEL_I2CB
Input frequency ranges:
– LVCMOS Reference Clock Input (XIN/REF) – 1MHz to
200MHz
– LVDS, LVPECL, HCSL Differential Clock Input (CLKIN,
CLKINB) – 1MHz to 350MHz
– Crystal frequency range: 8MHz to 40MHz
OUT1B
V
DDO
0
V
DDO
1
OUT1
V
DDD
Output frequency ranges:
V
DDO
2
OUT2
OUT2B
V
DDA
NC
NC
– LVCMOS Clock Outputs – 1MHz to 200MHz
– LVDS, LVPECL, HCSL Differential Clock Outputs –
1MHz to 350MHz
CLKIN
CLKINB
XOUT
XIN/REF
V
DDA
CLKSEL
24 23 22 21 20 19
1
18
2
3
4
5
6
7
8
9
17
EPAD
GND
16
15
14
Individually selectable output voltage (1.8V, 2.5V, 3.3V) for
each output pair
13
10 11 12
24-pin VFQFPN
5P49V5913 MARCH 3, 2017
1
Redundant clock inputs with manual switchover
Programmable loop bandwidth
Programmable slew rate control
Programmable crystal load capacitance
Individual output enable/disable
Power-down mode
1.8V, 2.5V or 3.3V core V
DDD
, V
DDA
4 × 4 mm 24-VFQFPN package
-40° to +85°C industrial temperature operation
©2017 Integrated Device Technology, Inc.
SEL1/SDA
SEL0/SCL
SD/OE
V
DDA
NC
NC
Linux Device Drivers (Chinese 3rd Edition) 2.6 Kernel
Linux Device Drivers (Chinese 3rd Edition) 2.6 Kernel...
呱呱 Linux and Android
How to realize TimerB.OUT1 automatically starts multi-channel multiple AD sampling?
/*Timer B is used to start AD sampling at a fixed time*/TBCTL = TBSSEL1 + TBCLR;TBCCR0 = SMCLK / (SAMPLES); /*1600 sampling points*/TBCCR1 = 200;TBCCTL1 = OUTMOD_7; /*OUT1=1 when TBR = CCR0; OUT1=0 wh...
swustboy Microcontroller MCU
PLC analog frequency conversion acceleration and deceleration control
Make PLC simulate the inverter acceleration and deceleration control. For example, set a data 300 in D200, start PLC, the memory value increases from 0 to 300, the time can be set by yourself, and the...
eeleader Industrial Control Electronics
Why does water absorb almost all microwave frequencies?
This is because the loss angle cotangent of seawater is very large, and the propagation loss of microwaves in it is very large. However, for low frequencies, the loss is much less, so if submarines us...
JasonYoo RF/Wirelessly
Electric locomotive motor drive
The single-phase electric locomotive draws power from the high-voltage power grid. What are the specifications of its motor? Does anyone know?...
eeleader Industrial Control Electronics
My hard drive capacity has become smaller, and repartitioning doesn't work. I need help from an expert! ! ! ! ! !
Process: I have a Maxtor 80G hard disk. I repartitioned it before reinstalling the operating system. After partitioning, I installed the operating system and could enter WINDOWS normally. After shutti...
清容亲王 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1936  1508  2169  1908  473  39  31  44  10  52 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号