IDT7205L35TPGI datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> IDT7205L35TPGI

IDT7205L35TPGI: Description64K X 9 OTHER FIFO, 35 ns, PDIP28; Categorystorage; File Size111KB，14 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet Parametric View All

IDT7205L35TPGI Overview

64K X 9 OTHER FIFO, 35 ns, PDIP28

IDT7205L35TPGI Parametric

Parameter Name	Attribute value
Number of functions	1
Number of terminals	28
Maximum operating temperature	70 Cel
Minimum operating temperature	0.0 Cel
Maximum supply/operating voltage	5.5 V
Minimum supply/operating voltage	4.5 V
Rated supply voltage	5 V
maximum access time	35 ns
Processing package description	PLASTIC, DIP-28
Lead-free	Yes
EU RoHS regulations	Yes
state	ACTIVE
Craftsmanship	CMOS
packaging shape	RECTANGULAR
Package Size	IN-LINE
Terminal form	THROUGH-HOLE
Terminal spacing	2.54 mm
terminal coating	MATTE TIN
Terminal location	DUAL
Packaging Materials	PLASTIC/EPOXY
Temperature level	COMMERCIAL
memory width	9
organize	64K X 9
storage density	589824 deg
operating mode	ASYNCHRONOUS
Number of digits	65536 words
Number of digits	64K
cycle	45 ns
Memory IC type	OTHER FIFO

Preview

Download Datasheet

View All

CMOS ASYNCHRONOUS FIFO

2,048 x 9, 4,096 x 9

8,192 x 9, 16,384 x 9

32,768 x 9 and 65,536 x 9

IDT7203

IDT7204

IDT7205

IDT7206

IDT7207

IDT7208

FEATURES:

•

First-In/First-Out Dual-Port memory

2,048 x 9 organization (IDT7203)

4,096 x 9 organization (IDT7204)

8,192 x 9 organization (IDT7205)

16,384 x 9 organization (IDT7206)

32,768 x 9 organization (IDT7207)

65,636 x 9 organization (IDT7208)

High-speed: 12ns access time

Low power consumption

— Active: 660mW (max.)

— Power-down: 44mW (max.)

Asynchronous and simultaneous read and write

Fully expandable in both word depth and width

Pin and functionally compatible with IDT720X family

Status Flags: Empty, Half-Full, Full

Retransmit capability

High-performance CMOS technology

Military product compliant to MIL-STD-883, Class B

Standard Military Drawing for #5962-88669 (IDT7203), 5962-89567

(IDT7203), and 5962-89568 (IDT7204) are listed on this function

Industrial temperature range (–40°C to +85°C) is available

(plastic packages only)

Green parts available, see ordering information

DESCRIPTION:

The IDT7203/7204/7205/7206/7207/7208 are dual-port memory buffers

with internal pointers that load and empty data on a first-in/first-out basis. The

device uses Full and Empty flags to prevent data overflow and underflow and

expansion logic to allow for unlimited expansion capability in both word size and

depth.

Data is toggled in and out of the device through the use of the Write (W) and

Read (R) pins.

The device's 9-bit width provides a bit for a control or parity at the user’s

option. It also features a Retransmit (RT) capability that allows the read pointer

to be reset to its initial position when

is pulsed LOW. A Half-Full Flag is

available in the single device and width expansion modes.

These FIFOs are fabricated using IDT’s high-speed CMOS technology.

They are designed for applications requiring asynchronous and simultaneous

read/writes in multiprocessing, rate buffering and other applications.

Military grade product is manufactured in compliance with the latest revision

of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM

DATA INPUTS

-D

)

WRITE

CONTROL

WRITE

POINTER

RAM ARRAY

2,048 x 9

4,096 x 9

8,192 x 9

16,384 x 9

32,768 x 9

65,536 x 9

READ

POINTER

THREE-

STATE

BUFFERS

READ

CONTROL

FLAG

LOGIC

DATA OUTPUTS

-Q

)

RESET

LOGIC

FL/RT

IDT and the IDT logo are trademarks of Integrated Device Technology, Inc.

EXPANSION

LOGIC

XO/HF

2661 drw01

COMMERCIAL, MILITARY AND INDUSTRIAL TEMPERATURE RANGES

APRIL 2006

DSC-2661/15

Recommended Resources

Transistor withstand voltage measuring instrument circuit c

High frequency multivibrator circuit

Pressure sensor module circuit diagram

4017 decoding circuit

555 ultrasonic remote control stepless dimming light circuit

Single-phase motor reactance speed regulating circuit with indicator light

USB interface chip CY7C68013 (4): [align=left][color=rgb(51, 51, 51)][font=Arial, Helvetica, sans-serif, 脣脦脤莽][size=12px]When developing a project using a USB chip, you must get the following three things done: "firmware, host compute...; chenzhufly FPGA/CPLD

Transistor Data: Transistor Data...; lorant PCB Design

f769 review basic driver chapter - watchdog: [i=s]This post was last edited by star_66666 on 2017-1-3 23:00[/i] From page1077 of rm, I saw the following description: The independent watchdog (IWDG) is clocked by its own dedicated low-speed clock...; star_66666 stm32/stm8

About the triggering problem of monostable chip CD4098: The circuit is as shown in the figure. B1 and B2 are 0~10V rising edge signals, C1 and C2 are corresponding output signals, and then C1 and C2 output Q through an OR gate (not shown in the figure). No...; xhd1099924128 Analog electronics

Ultra-High Precision Programmable Voltage Source Using ADI/LTC Portfolio: Today, we will show a series of combined reference circuits - an ultra-high precision programmable voltage source using the ADI/LTC product portfolio - using the AD5971, LTZ1000, ADA4077 and AD8675/6 ...; 向月葵 Robotics Development

Can the 5V powered CAN chip and the 3.3V powered CAN chip communicate normally?: Can the 5V powered CAN chip and the 3.3V powered CAN chip communicate normally?...; rizhi TI Technology Forum

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components