IDT71V2579S75BG datasheet, PDF

Datasheet> All Categories > IDT71V2579S75BG

Preview

IDT71V2579S75BG: Description128K x 36, 256K x 18 3.3V Synchronous SRAMs 2.5V I/O, Flow-Through Outputs Burst Counter, Single Cycle Deselect; File Size519KB，23 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet View All

IDT71V2579S75BG Overview

128K x 36, 256K x 18 3.3V Synchronous SRAMs 2.5V I/O, Flow-Through Outputs Burst Counter, Single Cycle Deselect

Preview

Download Datasheet

View All

128K x 36, 256K x 18

3.3V Synchronous SRAMs

2.5V I/O, Flow-Through Outputs

Burst Counter, Single Cycle Deselect

Features

IDT71V2577

IDT71V2579

Description

The IDT71V2577/79 are high-speed SRAMs organized as

128K x 36/256K x 18. The IDT71V2577/79 SRAMs contain write, data,

address and control registers. There are no registers in the data output

path (flow-through architecture). Internal logic allows the SRAM to

generate a self-timed write based upon a decision which can be left until

the end of the write cycle.

The burst mode feature offers the highest level of performance to the

system designer, as the IDT71V2577/79 can provide four cycles of data

for a single address presented to the SRAM. An internal burst address

counter accepts the first cycle address from the processor, initiating the

access sequence. The first cycle of output data will flow-through from the

array after a clock-to-data access time delay from the rising clock edge of

the same cycle. If burst mode operation is selected (ADV=LOW), the

subsequent three cycles of output data will be available to the user on the

next three rising clock edges. The order of these three addresses are

defined by the internal burst counter and the

LBO

input pin.

The IDT71V2577/79 SRAMs utilize IDT’s latest high-performance

CMOS process and are packaged in a JEDEC standard 14mm x 20mm

100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array

(BGA) and a 165 fine pitch ball grid array (fBGA).

128K x 36, 256K x 18 memory configurations

Supports fast access times:

Commercial:

– 7.5ns up to 117MHz clock frequency

Commercial and Industrial:

– 8.0ns up to 100MHz clock frequency

– 8.5ns up to 87MHz clock frequency

LBO

input selects interleaved or linear burst mode

Self-timed write cycle with global write control (GW), byte write

enable (BWE), and byte writes (BWx)

3.3V core power supply

Power down controlled by ZZ input

2.5V I/O

Packaged in a JEDEC Standard 100-pin plastic thin quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball

grid array (fBGA)

Pin Description Summary

-A

BWE

(1)

CLK

ADV

ADSC

ADSP

LBO

I/O

-I/O

, I/O

-I/O

, V

DDQ

Address Inputs

Chip Enable

Chip Selects

Output Enable

Global Write Enable

Byte Write Enable

Individual Byte Write Selects

Clock

Burst Address Advance

Address Status (Cache Controller)

Address Status (Processor)

Linear / Interleaved Burst Order

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

Asynchronous

Synchronous

N/A

4877 tbl 01

NOTE:

and

are not applicable for the IDT71V2579.

OCTOBER 2000

DSC-4877/06

Recommended Resources

Reed relay spark elimination circuit

STK4102 II application circuit

3823D53-010B switching regulator circuit diagram

Differential amplifier circuit with low pass filter

555 infrared remote control fan speed switch circuit

6OXT(1.0) computer motherboard circuit diagram_30

Sincerely asking for help from experts! ! ! ! !: I want to display the battery level on the desktop, just like the battery level displayed on the phone screen. I know how to use the following API function, but it returns BOOL, SYSTEM_POWER_STATUS_EX...; yanhuoliuxing Embedded System

EEWORLD University - Analyzing battery protection and fuel gauge solutions, TI experts meet with you face to face: Analyze battery protection and fuel gauge solutions, TI experts will meet with you face to face : https://training.eeworld.com.cn/course/5209...; hi5 Power technology

Q: Compilation error: , I don’t understand why this is happening.Project folder:...; 喜鹊王子 TI Technology Forum

Which analog chip manufacturer do you choose now?: [i=s] This post was last edited by dontium on 2015-1-23 13:32 [/i] Which analog chip manufacturers do you choose now? Price/performance ratio :)...; 安_然 Analogue and Mixed Signal

External interrupt serial port sending data problem: Hello everyone! I am a beginner in single-chip microcomputers. Now I have encountered a problem that I cannot solve. I hope to get your help. Thank you! As the title says: 1. I made an edge-triggered ...; michael52 Embedded System

Help, why is the output of port P0 completely different from what is written in the program?: Without any operation on P0, it becomes 0xFD In protues, P0 does not become 0xC0 as I set it, but becomes 0x03. I want to ask why this is happening. Please help. This is the program for the traffic li...; edenpan 51mcu

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components