IDT71V2577YSA85BG datasheet, PDF

Datasheet> All Categories > IDT71V2577YSA85BG

Preview

IDT71V2577YSA85BG: Description128K x 36,256K x 18 3.3V Synchronous SRAMs 2.5V I/O,Flow-Through Outputs Burst Counter,Single Cycle Deselect; File Size293KB，22 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet View All

IDT71V2577YSA85BG Overview

128K x 36,256K x 18 3.3V Synchronous SRAMs 2.5V I/O,Flow-Through Outputs Burst Counter,Single Cycle Deselect

Preview

Download Datasheet

View All

128K x 36, 256K x 18

3.3V Synchronous SRAMs

2.5V I/O, Flow-Through Outputs

Burst Counter, Single Cycle Deselect

Features

IDT71V2577S

IDT71V2579S

IDT71V2577SA

IDT71V2579SA

Description

The IDT71V2577/79 are high-speed SRAMs organized as

128K x 36/256K x 18. The IDT71V2577/79 SRAMs contain write, data,

address and control registers. There are no registers in the data output

path (flow-through architecture). Internal logic allows the SRAM to

generate a self-timed write based upon a decision which can be left until

the end of the write cycle.

The burst mode feature offers the highest level of performance to the

system designer, as the IDT71V2577/79 can provide four cycles of data

for a single address presented to the SRAM. An internal burst address

counter accepts the first cycle address from the processor, initiating the

access sequence. The first cycle of output data will flow-through from the

array after a clock-to-data access time delay from the rising clock edge of

the same cycle. If burst mode operation is selected (ADV=LOW), the

subsequent three cycles of output data will be available to the user on the

next three rising clock edges. The order of these three addresses are

defined by the internal burst counter and the

LBO

input pin.

The IDT71V2577/79 SRAMs utilize IDT’s latest high-performance

CMOS process and are packaged in a JEDEC standard 14mm x 20mm

100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array

(BGA) and a 165 fine pitch ball grid array (fBGA).

Input

Output

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

N/A

Synchronous

Asynchronous

Synchronous

N/A

4877 tbl 01

128K x 36, 256K x 18 memory configurations

Supports fast access times:

Commercial:

– 7.5ns up to 117MHz clock frequency

Commercial and Industrial:

– 8.0ns up to 100MHz clock frequency

– 8.5ns up to 87MHz clock frequency

LBO

input selects interleaved or linear burst mode

Self-timed write cycle with global write control (GW), byte write

enable (BWE), and byte writes (BWx)

3.3V core power supply

Power down controlled by ZZ input

2.5V I/O

Optional - Boundary Scan JTAG Interface (IEEE 1149.1

compliant)

Packaged in a JEDEC Standard 100-pin plastic thin quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball

grid array (fBGA)

Pin Description Summary

-A

BWE

(1)

CLK

ADV

ADSC

ADSP

LBO

TMS

TDI

TCK

TDO

TRST

I/O

-I/O

, I/O

-I/O

, V

DDQ

Address Inputs

Chip Enable

Chip Selects

Output Enable

Global Write Enable

Byte Write Enable

Individual Byte Write Selects

Clock

Burst Address Advance

Address Status (Cache Controller)

Address Status (Processor)

Linear / Interleaved Burst Order

Test Mode Select

Test Data Input

Test Clock

Test Data Output

JTAG Reset (Optional)

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

NOTE:

and

are not applicable for the IDT71V2579.

JUNE 2003

DSC-4877/08

Recommended Resources

Multistage DC coupled amplifier circuitb

Simple clock signal circuit consisting of a single operational amplifier

Proximity switch circuit diagram

Car battery charging circuit diagram

5V fixed output circuit diagram

Tunable fourth-order low-pass filter circuit diagram

I encountered some problems when initializing the FAT file system on the SD card.: //Read the boot area information (MASTER BOOT RECODER) MBR area ReadBlock(0); //Read the MBR structure. The first 446 bits are all 0, and the partition information starts from 447 (64 bytes) //PartInf...; fuhognquan Embedded System

Driver Development Network: I finally registered an account. It was so easy. I didn't get a response when I registered directly with my phone. I could only register on the website and then send a text message to verify. Now it's...; sdaac Embedded System

I want information about electromagnetic water meter. Can anyone share it?: Does anyone have information about electromagnetic water meters and gas meters? Please share it with me, or which website has more information on this? I feel like I rarely see posts about meters....; 天天1 Industrial Control Electronics

Only after learning the basics can you start circuit design~: [table=510] [tr][td=680][align=center][align=left] [url=http://www.eechina.com/keyword/%E5%B5%8C%E5%85%A5%E5%BC%8F]Embedded[/url] design is a huge project. Today, let's talk about some precautions in ...; jingcheng FPGA/CPLD

Has anyone used an operating system in a competition?: [i=s]This post was last edited by paulhyde on 2014-9-15 04:03[/i] For example, ucos and the like, it seems that there have not been any questions that are biased towards real-time multitasking. . ....; airqj Electronics Design Contest

Design and implementation of Freescale's intelligent car model starting line recognition method: The design concept and algorithm realization of the parameters of the car model and the track are shown in Figure 1. The main form of the car model's operation is to move within the specified track of...; puddinglove FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components