IDT71V2577SA75PF datasheet, PDF

Datasheet> All Categories > IDT71V2577SA75PF

Preview

IDT71V2577SA75PF: Description128K x 36,256K x 18 3.3V Synchronous SRAMs 2.5V I/O,Flow-Through Outputs Burst Counter,Single Cycle Deselect; File Size293KB，22 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet View All

IDT71V2577SA75PF Overview

128K x 36,256K x 18 3.3V Synchronous SRAMs 2.5V I/O,Flow-Through Outputs Burst Counter,Single Cycle Deselect

Preview

Download Datasheet

View All

128K x 36, 256K x 18

3.3V Synchronous SRAMs

2.5V I/O, Flow-Through Outputs

Burst Counter, Single Cycle Deselect

Features

IDT71V2577S

IDT71V2579S

IDT71V2577SA

IDT71V2579SA

Description

The IDT71V2577/79 are high-speed SRAMs organized as

128K x 36/256K x 18. The IDT71V2577/79 SRAMs contain write, data,

address and control registers. There are no registers in the data output

path (flow-through architecture). Internal logic allows the SRAM to

generate a self-timed write based upon a decision which can be left until

the end of the write cycle.

The burst mode feature offers the highest level of performance to the

system designer, as the IDT71V2577/79 can provide four cycles of data

for a single address presented to the SRAM. An internal burst address

counter accepts the first cycle address from the processor, initiating the

access sequence. The first cycle of output data will flow-through from the

array after a clock-to-data access time delay from the rising clock edge of

the same cycle. If burst mode operation is selected (ADV=LOW), the

subsequent three cycles of output data will be available to the user on the

next three rising clock edges. The order of these three addresses are

defined by the internal burst counter and the

LBO

input pin.

The IDT71V2577/79 SRAMs utilize IDT’s latest high-performance

CMOS process and are packaged in a JEDEC standard 14mm x 20mm

100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array

(BGA) and a 165 fine pitch ball grid array (fBGA).

Input

Output

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

N/A

Synchronous

Asynchronous

Synchronous

N/A

4877 tbl 01

128K x 36, 256K x 18 memory configurations

Supports fast access times:

Commercial:

– 7.5ns up to 117MHz clock frequency

Commercial and Industrial:

– 8.0ns up to 100MHz clock frequency

– 8.5ns up to 87MHz clock frequency

LBO

input selects interleaved or linear burst mode

Self-timed write cycle with global write control (GW), byte write

enable (BWE), and byte writes (BWx)

3.3V core power supply

Power down controlled by ZZ input

2.5V I/O

Optional - Boundary Scan JTAG Interface (IEEE 1149.1

compliant)

Packaged in a JEDEC Standard 100-pin plastic thin quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball

grid array (fBGA)

Pin Description Summary

-A

BWE

(1)

CLK

ADV

ADSC

ADSP

LBO

TMS

TDI

TCK

TDO

TRST

I/O

-I/O

, I/O

-I/O

, V

DDQ

Address Inputs

Chip Enable

Chip Selects

Output Enable

Global Write Enable

Byte Write Enable

Individual Byte Write Selects

Clock

Burst Address Advance

Address Status (Cache Controller)

Address Status (Processor)

Linear / Interleaved Burst Order

Test Mode Select

Test Data Input

Test Clock

Test Data Output

JTAG Reset (Optional)

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

NOTE:

and

are not applicable for the IDT71V2579.

JUNE 2003

DSC-4877/08

Recommended Resources

Underwater microphone circuit

Illustration of the design principles and applications of mobile phone radio frequency circuits

Digital signal processing block diagram in XCD2500BQ

AND gate control circuit

basic circuit form circuit

Precision rectifier circuit with integrating circuit

Christmas gift to you: Christmas gift to you, open it and see, it's definitely not a bad thing:lol...; open82977352 Talking

[Keysight Call for Papers] Is a digital oscilloscope enough? No, it must also be a mixed domain: [i=s]This post was last edited by lili0000 on 2017-3-29 22:04[/i] [align=left][b][size=5][color=#00ff00][font=宋体] Seeing everyone showing off their equipment and sharing their own experience, I also t...; lili0000 Test/Measurement

Ding~~ You have new dynamic message: [size=4]:victory:Applause, applause, applause~~~There is something new coming soon~~Have you guessed what it is? ? The administrator is so excited~~ Let’s see who will find out the forum has changed f...; okhxyyo Talking

Problems with adc12: I wrote a two-channel temperature program (sequential single-shot) these daysand used the on-chip adc12.When I first ran my program,only one port's adc12mem had a value, and the other one had a fixed ...; wangjie Microcontroller MCU

HIVE registry error: This device has booted 1 times. . .: HIVE registry has the error "this device has booted 1 times". I use pb5.0 and add hive-base. I add PRJ_ENABLE_FSREGHIVE=1 and RJ_BOOTDEVICE_MSFLASH=1. After compiling, the error "this device has boote...; easybyte Embedded System

PC sends files to the microcontroller through the network port: It was implemented with a serial port before, but now it needs to be changed to a network port such as SOCKET. Now I have a few questions to ask everyone: 1. What are the hardware requirements? Does i...; weimeng4359 Embedded System

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components