IDT71V2577S80BQI datasheet, PDF

Datasheet> All Categories > IDT71V2577S80BQI

Preview

IDT71V2577S80BQI: Description128K x 36, 256K x 18 3.3V Synchronous SRAMs 2.5V I/O, Flow-Through Outputs Burst Counter, Single Cycle Deselect; File Size519KB，23 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet View All

IDT71V2577S80BQI Overview

128K x 36, 256K x 18 3.3V Synchronous SRAMs 2.5V I/O, Flow-Through Outputs Burst Counter, Single Cycle Deselect

Preview

Download Datasheet

View All

128K x 36, 256K x 18

3.3V Synchronous SRAMs

2.5V I/O, Flow-Through Outputs

Burst Counter, Single Cycle Deselect

Features

IDT71V2577

IDT71V2579

Description

The IDT71V2577/79 are high-speed SRAMs organized as

128K x 36/256K x 18. The IDT71V2577/79 SRAMs contain write, data,

address and control registers. There are no registers in the data output

path (flow-through architecture). Internal logic allows the SRAM to

generate a self-timed write based upon a decision which can be left until

the end of the write cycle.

The burst mode feature offers the highest level of performance to the

system designer, as the IDT71V2577/79 can provide four cycles of data

for a single address presented to the SRAM. An internal burst address

counter accepts the first cycle address from the processor, initiating the

access sequence. The first cycle of output data will flow-through from the

array after a clock-to-data access time delay from the rising clock edge of

the same cycle. If burst mode operation is selected (ADV=LOW), the

subsequent three cycles of output data will be available to the user on the

next three rising clock edges. The order of these three addresses are

defined by the internal burst counter and the

LBO

input pin.

The IDT71V2577/79 SRAMs utilize IDT’s latest high-performance

CMOS process and are packaged in a JEDEC standard 14mm x 20mm

100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array

(BGA) and a 165 fine pitch ball grid array (fBGA).

128K x 36, 256K x 18 memory configurations

Supports fast access times:

Commercial:

– 7.5ns up to 117MHz clock frequency

Commercial and Industrial:

– 8.0ns up to 100MHz clock frequency

– 8.5ns up to 87MHz clock frequency

LBO

input selects interleaved or linear burst mode

Self-timed write cycle with global write control (GW), byte write

enable (BWE), and byte writes (BWx)

3.3V core power supply

Power down controlled by ZZ input

2.5V I/O

Packaged in a JEDEC Standard 100-pin plastic thin quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball

grid array (fBGA)

Pin Description Summary

-A

BWE

(1)

CLK

ADV

ADSC

ADSP

LBO

I/O

-I/O

, I/O

-I/O

, V

DDQ

Address Inputs

Chip Enable

Chip Selects

Output Enable

Global Write Enable

Byte Write Enable

Individual Byte Write Selects

Clock

Burst Address Advance

Address Status (Cache Controller)

Address Status (Processor)

Linear / Interleaved Burst Order

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

Asynchronous

Synchronous

N/A

4877 tbl 01

NOTE:

and

are not applicable for the IDT71V2579.

OCTOBER 2000

DSC-4877/06

Recommended Resources

Copier light soft start circuit

Refrigerator operation monitor

Micro FM wireless microphone circuit diagram

High speed inverting amplifier circuit

555-turn and stop time independently adjustable timer circuit

Is there any difference in software settings when connecting 28335 to an external crystal or resonator?: 28335 has three clock connection methods, including X1, X2 connected to the resonator, X1 connected to the external crystal oscillator, and XCLKIN connected to the external crystal oscillator. What ar...; wacy0607@ Microcontroller MCU

Install busybox on my Ssate210 board and experience the power of busybox devmem command: , 0, 0)][font=Verdana, Geneva, Arial, Helvetica, sans-serif][size=13px][color=navy][url=http://www.cnblogs.com/gooogleman/archive/2012/05/10/2494674.html]Install busybox on my S5pv210 development boar...; gooogleman Linux and Android

DM9000A packaging issues: Does anyone know how DM9000A packages data? I have read many articles online saying that data should be packaged into UDP or IP packets first. Is it necessary to package data first? Can't DM9000A pack...; yyj807 RF/Wirelessly

PIC microcontroller KIT2 simulator (Shenzhen Gelanrui Technology): PIC KIT2 is a PIC microcontroller development tool that is fully compatible with the newly launched PICKIT 2 from Microchip. It can program almost all of Microchip's flash microcontrollers. It can als...; glrluojun Microchip MCU

Experience the advantages of LED lighting applications from real life: In terms of classroom lighting, "My child's vision has obviously declined after more than a year in school." This is the concern of a careful mother about her child's declining vision. She always thou...; 探路者 LED Zone

A reward of 1,000 yuan is offered for a code to clear the BIOS and light up the keyboard light.: A reward of 1,000 yuan is offered for a code that clears the BIOS and turns on the keyboard lights. If you can perform a memory test and start the graphics card, the reward will be higher! QQ number 7...; video_wang Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components