EEWORLDEEWORLDEEWORLD

Part Number

Search

HYI18T1G160BF-3.7

Description
1-Gbit Double-Data-Rate-Two SDRAM
Categorystorage    storage   
File Size2MB,74 Pages
ManufacturerQIMONDA
Environmental Compliance
Download Datasheet Parametric View All

HYI18T1G160BF-3.7 Overview

1-Gbit Double-Data-Rate-Two SDRAM

HYI18T1G160BF-3.7 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerQIMONDA
Parts packaging codeBGA
package instructionTFBGA, BGA84,9X15,32
Contacts84
Reach Compliance Codeunknow
ECCN codeEAR99
access modeFOUR BANK PAGE BURST
Maximum access time0.5 ns
Other featuresAUTO/SELF REFRESH
Maximum clock frequency (fCLK)266 MHz
I/O typeCOMMON
interleaved burst length4,8
JESD-30 codeR-PBGA-B84
length17 mm
memory density1073741824 bi
Memory IC TypeDDR DRAM
memory width16
Humidity sensitivity level3
Number of functions1
Number of ports1
Number of terminals84
word count67108864 words
character code64000000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize64MX16
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeTFBGA
Encapsulate equivalent codeBGA84,9X15,32
Package shapeRECTANGULAR
Package formGRID ARRAY, THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)260
power supply1.8 V
Certification statusNot Qualified
refresh cycle8192
Maximum seat height1.2 mm
self refreshYES
Continuous burst length4,8
Maximum standby current0.012 A
Maximum slew rate0.28 mA
Maximum supply voltage (Vsup)1.9 V
Minimum supply voltage (Vsup)1.7 V
Nominal supply voltage (Vsup)1.8 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formBALL
Terminal pitch0.8 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature40
width10 mm
July 2007
HY[B/I]18T1G400B[F/C](L)
HY[B/I]18T1G800B[F/C](L)
HY[B/I]18T1G16[0/7]B[F/C](L/V)
1-Gbit Double-Data-Rate-Two SDRAM
DDR2 SDRAM
RoHS Compliant Products
Internet Data Sheet
Rev. 1.3
Phase-locked loop problem
[i=s]This post was last edited by paulhyde on 2014-9-15 09:28[/i] I am currently using MC145152+MC1648+MC12022 to make a phase-locked loop. I don't understand the loop filter part. I use the LM358 chi...
hpfei77 Electronics Design Contest
How is this waveform generated (continued)?
First of all, I would like to thank zhangkai0215 for helping me with my last question. I am grateful again. Today I have another problem, see below:d_in is a 50KHz, 30% duty cycle square wave (period ...
zhgshi FPGA/CPLD
Research on electronic maps based on PDA.pdf
Research on electronic map based on PDA.pdf...
yuandayuan6999 MCU
Summary of common git commands
Chapter 1 Basic Operations of Git 1. Initialize the warehousegit initAt this time, a .git directory file will be generated in the current directory * if ($WORK). This .git directory is the Git reposit...
zhouning201 Embedded System
Sharing of "SignalTap Usage Tips" - from Mingdeyang Science and Education
Ming Deyang's latest free video has been uploaded to Youku! I see that the style is still the same as before, simple and direct, and easy to use. You can go and have a look! !...
你不懂我伤悲 FPGA/CPLD
Three major investment groups bid for Philips Semiconductors
According to industry insiders, the world's largest private investment organizations will participate in the bidding for Philips' semiconductor business this week, and the bidding amount is estimated ...
fighting Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2858  2509  2518  976  909  58  51  20  19  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号